| *** tpb has joined #litex | 00:00 | |
| *** _whitelogger has quit IRC | 00:45 | |
| *** _whitelogger has joined #litex | 00:47 | |
| *** oter has joined #litex | 00:49 | |
| *** oter_ has joined #litex | 00:49 | |
| oter | Deciding whether to buy a Genesys2 or KC705 board to work with litex (eth and dram needed). Prefer the cheaper one if possible ;-) The Genesys2 entry in https://github.com/litex-hub/litex-boards says for the eth Phy "1Gbps RGMII*" --> "*Present on the board but not yet supported or validated with LiteX." Q: can anyone with a G2 board confirm that liteeth (all the way to arp and udp for my use-case) does or does not work for them? Thanks! | 01:05 |
|---|---|---|
| tpb | Title: GitHub - litex-hub/litex-boards: LiteX boards files (at github.com) | 01:05 |
| Finde | if someone built the appropriate files I wouldn't mind trying it on mine | 01:28 |
| *** shorne has quit IRC | 01:58 | |
| *** shorne has joined #litex | 02:05 | |
| *** jaseg has quit IRC | 02:42 | |
| *** jaseg has joined #litex | 02:44 | |
| *** Degi has quit IRC | 02:56 | |
| *** Degi has joined #litex | 02:56 | |
| oter_ | Thanks for offering your help, Finde! | 03:54 |
| *** _whitelogger has quit IRC | 04:51 | |
| *** _whitelogger has joined #litex | 04:53 | |
| *** kgugala_ has joined #litex | 05:05 | |
| *** kgugala has quit IRC | 05:08 | |
| *** alanvgreen has quit IRC | 05:59 | |
| _florent_ | lkcl: ok i see, the fact you have your IO/Pad ring at the top level makes things indeed a bit different and will indeed requires some modifications | 06:22 |
| _florent_ | oter_: the README is probably outdated, LiteEth is supported in the Genesys2 and i've been using it recently with the Genesys2 in LiteDRAM bench: https://github.com/enjoy-digital/litedram/blob/master/bench/genesys2.py | 06:25 |
| tpb | Title: litedram/genesys2.py at master · enjoy-digital/litedram · GitHub (at github.com) | 06:25 |
| _florent_ | oter_: in this bench, the control of the SoC/log of the BIOS is done over Ethernet | 06:26 |
| *** awordnot has quit IRC | 06:41 | |
| *** kgugala_ has quit IRC | 07:17 | |
| *** kgugala has joined #litex | 07:18 | |
| *** awordnot has joined #litex | 07:28 | |
| oter | _florent_ - that's great - thanks! | 07:29 |
| *** m4ssi has joined #litex | 07:41 | |
| *** m4ssi has quit IRC | 08:24 | |
| *** m4ssi has joined #litex | 09:02 | |
| *** maciejjo has quit IRC | 09:42 | |
| shorne | my 3 year old just brought a development board to me and asked what is this? | 09:59 |
| shorne | I said its a tool to design products like a phone | 10:00 |
| shorne | Thats not what I am really doing though | 10:00 |
| shorne | :) | 10:00 |
| lkcl | _florent_: the precedent will establish litex for use in developing ASICs. | 10:33 |
| lkcl | which is a Big Deal :) | 10:33 |
| lkcl | _florent_, however on balance it's minimal modifications, which is fantastic | 10:51 |
| *** pdp7 has quit IRC | 10:56 | |
| *** pdp7 has joined #litex | 10:56 | |
| *** m4ssi has quit IRC | 12:11 | |
| *** m4ssi has joined #litex | 12:24 | |
| *** tcal has quit IRC | 12:28 | |
| pepijndevos | I have a 85F UL3XS, what do I need to do to run Linux on that? Seems the prebuilt stuf at least is for 45F but I assume I can compile from source? | 12:32 |
| pepijndevos | wah... I added soc_kwargs and it compiles and loads fine | 13:04 |
| pepijndevos | but I don't see a ttyUSB0 after uploading the bitstream | 13:05 |
| pepijndevos | https://bpa.st/UCMQ wtf | 13:10 |
| tpb | Title: View paste UCMQ (at bpa.st) | 13:10 |
| pepijndevos | Okay, now I'm getting FileNotFoundError: [Errno 2] No such file or directory: 'buildroot/Image' | 13:40 |
| pepijndevos | (used openFPGALoader instead of ujprog btw) | 13:41 |
| pepijndevos | So obviously that image is just not being compiled at all... and I'm not sure what's supposed to do that. | 13:41 |
| pepijndevos | ah okay, that's also in the prebuilt repo... | 13:44 |
| pepijndevos | horaay! I can boot linux. | 13:59 |
| pepijndevos | Now... can I use HDMI one the ULX3S? | 13:59 |
| keesj | I don't know but .. how long before this all becomes a reality and we have usb stacks and hardware video decoding and we run it all on open scilicon | 14:23 |
| keesj | The amp hour podcast had a few speakers on the open source PDK ( #501) Fabless Chip design (#503) is litex playing a role there?, | 14:27 |
| *** FFY00 has quit IRC | 15:11 | |
| *** FFY00 has joined #litex | 15:13 | |
| *** FFY00 has quit IRC | 15:13 | |
| *** FFY00 has joined #litex | 15:14 | |
| *** oter_ has quit IRC | 16:05 | |
| *** oter has quit IRC | 16:05 | |
| *** m4ssi has quit IRC | 17:05 | |
| _florent_ | pepijndevos: not sure we have a ready-to-use solution for HDMI with ULX3S, but it should not be too complicated to reuse some HDMI code available for the ULX3S and connect LiteVideo or the DMA from LiteX to it | 17:15 |
| *** kgugala has quit IRC | 17:23 | |
| *** kgugala has joined #litex | 17:23 | |
| *** kgugala_ has joined #litex | 17:25 | |
| *** kgugala has quit IRC | 17:28 | |
| pepijndevos | _florent_, yea it's very much not ready-to-use but people have done similar things. Would be cool if LiteVideo supported more devices, like ECP5. | 18:00 |
| pepijndevos | If I understand correctly, you'd only need to implement the SERDES bits, right? | 18:01 |
| _florent_ | pepijndevos: yes indeed, LiteVideo has been developed before ECP5 was so popular and currently on supports Spartan6 and 7-Series | 18:26 |
| _florent_ | it would be nice to extend if to more devices, but i've not had time yet to do it myself | 18:27 |
| _florent_ | For video out, only the Serializer should indeed be replaced | 18:28 |
| _florent_ | The Gearbox from LiteX could also be useful: https://github.com/enjoy-digital/litex/blob/master/litex/soc/interconnect/stream.py#L504-L569 | 18:30 |
| tpb | Title: litex/stream.py at master · enjoy-digital/litex · GitHub (at github.com) | 18:30 |
| _florent_ | depending the serialization ratio of the ECP5 primitives | 18:30 |
| _florent_ | pepijndevos: also regarding twitter/LitePCIe, it's not a full PCIe core since reuses the PCIe hardblock PHYs, but it's still implementing the upper layers and is equivalent to the others PCIe core you can find (RIFFA, verilog-pcie, etc...) | 18:33 |
| _florent_ | even if we had an open-source PCIe PHY, it would still make sense to use the PCIe hardblock since it comes almost for free on FPGAs with PCIe hardblock PHYs | 18:35 |
| _florent_ | similar to using BlockRAMs when available instead of LUTRAMs :) | 18:37 |
| *** tcal has joined #litex | 18:51 | |
| *** kgugala has joined #litex | 19:03 | |
| *** kgugala_ has quit IRC | 19:05 | |
| tcal | Does wishbone-tool --load-name xxx.bin --load-address 0x4000000 work? | 20:09 |
| tcal | I have a debug Litex SoC on Arty, with UART crossover bridge and a debug VexRiscv. | 20:10 |
| tcal | I can use wishbone-tool with both -s terminal and -s gdb and they work great. But I need to figure out how to load my "application" program (bare metal compiled from C, linked with the Litex software/ libraries). | 20:11 |
| zyp | litex-terminal can load software via the terminal, but I haven't tried using that with the crossover uart | 20:18 |
| zyp | I guess you could use the --load-* flags to load it into memory and then maybe there's a terminal command to jump to it? | 20:20 |
| tcal | Yeah, I'd usually use lxterm / litex_term to load the app with "--kernel" (serialboot). But the app hangs when it attempts to write a character, so I'm trying to debug on the board. Hmm, I have a UART Pmod, maybe I can rebuild the SoC to have two UARTs, and use one for the bridge with gdb, and use the other for terminal+serialboot. | 20:33 |
| *** st-gourichon-fid has quit IRC | 20:37 | |
| *** st-gourichon-fid has joined #litex | 20:38 | |
| zyp | there's also the possibility of using the load command in gdb, but I don't think support for that is implemented in wishbone-tool yet | 20:40 |
| zyp | it's on the list of things I'd like to put some work into at some point | 20:41 |
| leons | Currently trying to port an OS to LiteX/VexRiscv. However after quite some debugging I can't seem to get the external interrupts (from the core's eventmanagers) to work. I must be missing something... Is there any good approach on how to debug something like this? | 20:42 |
| leons | Until now I've treated the system as a black box and only tested from the OS (setting a Timer, observing that no interrupt fires and that the registers don't indicate anything pending) | 20:44 |
| leons | Is there an easier way to check whether a certain signal is asserted other than for instance plain routing it to an LED? | 20:45 |
| zyp | maybe use litescope? | 20:46 |
| leons | zyp: That looks interesting. I'll see whether I can get it up and running | 20:48 |
| *** nrossi1 has joined #litex | 23:11 | |
| *** CarlFK[m]1 has joined #litex | 23:11 | |
| *** xobs1 has joined #litex | 23:11 | |
| *** nrossi has quit IRC | 23:13 | |
| *** CarlFK[m] has quit IRC | 23:13 | |
| *** xobs has quit IRC | 23:13 | |
| *** lf has quit IRC | 23:20 | |
| *** lf has joined #litex | 23:21 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!