Wednesday, 2020-08-26

*** tpb has joined #litex00:00
*** jaseg has quit IRC02:04
*** jaseg has joined #litex02:06
*** peepsalot has joined #litex02:14
*** peeps[zen] has quit IRC02:15
*** nelgau has quit IRC02:54
*** nelgau has joined #litex02:55
*** nelgau has quit IRC02:59
*** jaseg has quit IRC03:02
*** jaseg has joined #litex03:04
*** nelgau has joined #litex03:25
*** nelgau has quit IRC03:30
*** nelgau has joined #litex03:38
*** nelgau has quit IRC03:42
*** Degi has quit IRC03:56
*** Degi has joined #litex03:57
*** lkcl has quit IRC05:06
*** nelgau has joined #litex06:57
*** nelgau has quit IRC07:02
*** lkcl has joined #litex07:03
*** midnight has quit IRC08:08
*** awe00 has joined #litex08:19
*** sorear has quit IRC08:33
*** sorear has joined #litex08:35
*** _florent_ has quit IRC08:35
*** _florent_ has joined #litex08:41
*** CarlFK1 has quit IRC09:24
*** nelgau has joined #litex09:37
*** nelgau has quit IRC09:42
*** nelgau has joined #litex10:21
*** nelgau has quit IRC10:26
*** nelgau has joined #litex10:39
*** nelgau has quit IRC10:43
*** awe00 has quit IRC10:47
*** awe00 has joined #litex10:51
*** nelgau has joined #litex11:54
*** nelgau has quit IRC11:59
*** ninou has joined #litex12:03
ninouhi12:03
*** pepijndevos has quit IRC12:58
*** pepijndevos has joined #litex13:00
keesjhi13:30
*** midnight has joined #litex13:38
*** m4ssi has joined #litex14:20
*** m4ssi has quit IRC14:35
*** CarlFK has joined #litex14:37
*** somlo has quit IRC15:39
*** somlo has joined #litex15:41
*** nelgau has joined #litex15:55
*** nelgau has quit IRC15:59
*** nelgau has joined #litex16:23
*** nelgau has quit IRC16:27
*** nelgau has joined #litex16:30
*** nelgau has quit IRC16:36
tmbincI apologize if this is common knowledge - does litex support building PL for a Zynq system, i.e. interfacing to the PS AXI ports?17:01
pdp7benh: one of the interesting bits of discussion is that Jonathan Cameron (iio maintainer) felt that regmap was definitely the way to go and that a few extra function calls to access CSRs should not be a problem.17:02
tmbincI'm tempted to continue this "open source bitstream for siglent scopes" project but I'm fed up with Vivado's block design, and part of the logic is already written with migen anyway (ADC interface etc.), which is/was an integration painpoint17:02
pdp7It is unfortunate that it is such a bad time for Australia17:02
pdp7benh: it was great when you got involved back in June17:03
*** nelgau has joined #litex17:04
*** awe00_ has joined #litex17:18
*** awe00 has quit IRC17:20
_florent_tmbinc: hi, yes it's possible to create a SoC on Zynq with LiteX and interface it with the PS, you can look at:18:48
_florent_https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu/zynq700018:48
tpbTitle: litex/litex/soc/cores/cpu/zynq7000 at master · enjoy-digital/litex · GitHub (at github.com)18:48
_florent_https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/zybo_z7.py18:49
tpbTitle: litex-boards/zybo_z7.py at master · litex-hub/litex-boards · GitHub (at github.com)18:49
tmbincoh very nice! Is there a Wishbone2AXI as well so I can drive the HP ports from wishbone logic?18:51
tmbinci.e. the PL -> PS ports18:52
_florent_i was also interested by 360nosc0pe project, but haven't really explored it for the same reasons (Vivado's block design)19:01
_florent_we have adapters for all the AXI interfaces yes: GP/HP in both directions19:02
_florent_if you want to play with this, i also have the scope and could try to help19:03
*** ninou has quit IRC19:13
*** awe00 has joined #litex20:19
*** awe00_ has quit IRC20:21
*** lkcl_ has joined #litex22:13
*** lkcl has quit IRC22:17
*** CarlFK has quit IRC23:34
*** lf has quit IRC23:53
*** lf has joined #litex23:54

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!