*** tpb has joined #litex | 00:00 | |
*** Degi has quit IRC | 00:51 | |
*** Degi has joined #litex | 00:53 | |
futarisIRCcloud | What's the microwatt potato UART mentioned in the Renode 1.10 release notes? | 01:37 |
---|---|---|
*** jaseg has quit IRC | 02:25 | |
*** jaseg has joined #litex | 02:26 | |
*** scanakci has joined #litex | 03:47 | |
*** kgugala_ has joined #litex | 04:58 | |
*** kgugala has quit IRC | 05:00 | |
*** jeanthom has joined #litex | 06:33 | |
*** kgugala has joined #litex | 07:01 | |
*** kgugala_ has quit IRC | 07:04 | |
*** jeanthom has quit IRC | 07:39 | |
*** jeanthom has joined #litex | 07:45 | |
*** CarlFK has joined #litex | 08:09 | |
*** CarlFK has quit IRC | 08:18 | |
*** jeanthom has quit IRC | 08:26 | |
*** jeanthom has joined #litex | 09:38 | |
*** m4ssi has joined #litex | 10:18 | |
trabucayre | _florent_: I try to adapt zybo_z7 to use litex with my redpitaya. | 10:35 |
trabucayre | After some (ugly) modifications the bit is produces, with bootgen I produce the bit.bin and (finally) through linux and fpga_mgr I load the bitstream. | 10:35 |
trabucayre | gateware is working and linux don't freeze (the bitstream is correct with ps7 ip present) | 10:36 |
trabucayre | Now I try to read/write using devmem but I'm unable to change something. After some read it's seems CSR base addr is 0x8200_0000 (is somewhere in GP1 address space), if I try to read/write, the system freeze (I suspect GP1 not initialized). Have you some advice to correct this (xci configuration to modify) ? | 10:36 |
*** _whitelogger has quit IRC | 11:00 | |
*** _whitelogger has joined #litex | 11:02 | |
*** CarlFK has joined #litex | 13:39 | |
*** st-gourichon-fid has joined #litex | 15:41 | |
*** m4ssi has quit IRC | 15:52 | |
*** jeanthom has quit IRC | 17:11 | |
*** CarlFK has quit IRC | 17:34 | |
*** jeanthom has joined #litex | 17:53 | |
*** Finde has joined #litex | 18:11 | |
*** SpaceCoaster_ has joined #litex | 18:17 | |
*** scanakci has quit IRC | 18:17 | |
*** SpaceCoaster has quit IRC | 18:17 | |
_florent_ | trabucayre: could you try with https://github.com/enjoy-digital/litex/commit/3ff1bcaf0526929f9972bb94024cb265a61864af? | 19:38 |
tpb | Title: cpu/zynq7000: set csr map to 0x00000000. · enjoy-digital/litex@3ff1bca · GitHub (at github.com) | 19:38 |
_florent_ | it will force the csr map to 0x00000000, you should then be able to access the CSR at the base address you specified here: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/zybo_z7.py#L66 | 19:39 |
tpb | Title: litex-boards/zybo_z7.py at master · litex-hub/litex-boards · GitHub (at github.com) | 19:39 |
trabucayre | _florent_: yes! It's works! Thanks! | 20:31 |
trabucayre | now I need to cleanup all hacks and PR! | 20:31 |
*** st-gourichon-fid has quit IRC | 21:01 | |
*** _whitelogger has quit IRC | 21:30 | |
*** _whitelogger has joined #litex | 21:32 | |
*** jeanthom has quit IRC | 22:08 | |
*** st-gourichon-fid has joined #litex | 22:34 | |
*** st-gourichon-fid has quit IRC | 22:59 | |
*** lf has quit IRC | 23:28 | |
*** lf has joined #litex | 23:29 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!