Wednesday, 2020-07-29

*** tpb has joined #litex00:00
*** danielyou has quit IRC00:12
*** Degi has quit IRC00:55
*** Degi has joined #litex00:56
*** leons has quit IRC00:57
*** nrossi has quit IRC00:57
*** bubble_buster has quit IRC00:57
*** sorear has quit IRC00:57
*** midnight has quit IRC00:57
*** leons has joined #litex01:01
*** nrossi has joined #litex01:01
*** bubble_buster has joined #litex01:01
*** sorear has joined #litex01:01
*** midnight has joined #litex01:01
*** xobs has quit IRC01:03
*** sajattack[m] has quit IRC01:03
*** mibus[m] has quit IRC01:03
*** CarlFK[m] has quit IRC01:03
*** nrossi has quit IRC01:03
*** leons has quit IRC01:03
*** simeon[m] has quit IRC01:03
*** david-sawatzke[m has quit IRC01:03
*** disasm[m] has quit IRC01:03
*** mibus[m] has joined #litex01:10
*** nrossi has joined #litex01:36
*** xobs has joined #litex01:36
*** disasm[m] has joined #litex01:36
*** simeon[m] has joined #litex01:36
*** david-sawatzke[m has joined #litex01:36
*** CarlFK[m] has joined #litex01:36
*** leons has joined #litex01:36
*** sajattack[m] has joined #litex01:36
*** midnight has quit IRC01:59
*** midnight has joined #litex02:01
*** jaseg has quit IRC02:27
*** jaseg has joined #litex02:28
*** CarlFK has quit IRC06:09
*** jeanthom has joined #litex06:38
*** midnight has quit IRC06:52
*** jeanthom has quit IRC07:45
*** CarlFK has joined #litex08:06
*** jeanthom has joined #litex09:00
*** spacekookie has quit IRC09:44
*** spacekookie has joined #litex09:45
*** st-gourichon-fid has joined #litex13:25
*** Keeran57 has joined #litex15:43
*** Keeran57 has quit IRC16:02
*** st-gourichon-fid has quit IRC16:50
*** jeanthom has quit IRC17:11
*** jeanthom has joined #litex17:11
*** jeanthom has quit IRC18:09
*** jeanthom has joined #litex18:52
*** midnight has joined #litex19:00
somlo_florent_: is there an implicit "polarity" assumption when initializing an AXI2Wishbone() converter (i.e., axi==master, wishbone==slave)? I need a converter where AXI is the slave and WB is master19:34
zypyeah, AXI2Wishbone is AXI master20:59
zypthere's a Wishbone2AXILite that I guess might work for you?21:02
zypnot very familiar with AXI, but my understanding is that lite is a subset that doesn't support bursts, so I suspect it might not be so hard to connect an AXI-lite master to an AXI slave21:08
somlozyp: yeah, I just RTFM-ed and figured out that an AXILite master should be able to drive an AXI slave with no extra fuss21:17
somloso I should have everything I need to get it to work (famous last words) :)21:17
*** jeanthom has quit IRC22:15
*** jeanthom has joined #litex22:16
*** CarlFK has quit IRC22:31
*** _whitelogger has quit IRC22:39
*** _whitelogger has joined #litex22:41
*** jeanthom has quit IRC23:01
*** lf has quit IRC23:29
*** lf has joined #litex23:29

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!