Thursday, 2020-07-23

*** tpb has joined #litex00:00
*** peepsalot has quit IRC00:40
*** peepsalot has joined #litex00:41
*** Degi has quit IRC01:05
*** Degi has joined #litex01:06
*** imtcal has joined #litex01:17
*** jaseg has quit IRC02:32
*** jaseg has joined #litex02:34
*** imtcal has quit IRC04:15
*** proteusguy has quit IRC04:38
*** proteusguy has joined #litex04:51
*** proteusguy has quit IRC05:37
*** proteusguy has joined #litex05:38
*** proteusguy has quit IRC05:45
*** proteusguy has joined #litex06:04
*** proteusguy has quit IRC06:15
*** proteusguy has joined #litex06:18
*** galberding has joined #litex06:49
*** rlipperts has joined #litex06:51
*** rlipperts has quit IRC07:28
*** rlipperts has joined #litex07:29
*** proteusguy has quit IRC07:30
*** proteusguy has joined #litex07:56
*** proteusguy has quit IRC08:01
*** proteusguy has joined #litex08:54
*** proteusguy has quit IRC09:14
*** rlipperts has quit IRC09:25
*** proteusguy has joined #litex09:26
*** proteusguy has quit IRC09:56
*** proteusguy has joined #litex09:56
*** galberding has quit IRC11:07
*** st-gourichon-fid has joined #litex11:11
*** st-gourichon-fid has quit IRC11:28
*** m4ssi has joined #litex12:28
*** m4ssi has quit IRC13:24
*** tcal has joined #litex15:06
*** tcal has quit IRC15:19
_florent_somlo: Hi, the issue you had with Nexys4DDR/SDCard was probably https://github.com/enjoy-digital/litesdcard/commit/35d7d89606dced0e8522b9366f636d747768568016:53
tpbTitle: phy/SDPHYIOGen: fix typo. · enjoy-digital/litesdcard@35d7d89 · GitHub (at github.com)16:53
_florent_it's now working fine with Linux-on-LiteX-VexRiscv and should also work with Rocket16:54
_florent_i still have to figure out something on the Trellisboard before you could use it, strangely the SDCard boot seems reliable when the probes of the logic analyzer are connected, but no longer works when probes are disconnected16:56
_florent_somlo: also, it's now possible to add a dma_bus to the CPU, so you could add it to Rocket, if present, LiteX will use it for the DMAs: https://github.com/enjoy-digital/litex/commit/d38048baac06d41f9f887667d08453f5a0b82d9317:00
tpbTitle: soc: add initial DMA bus support (optionally provided by CPU(s) for c… · enjoy-digital/litex@d38048b · GitHub (at github.com)17:00
_florent_somlo: we've been able to get test it successfully with VexRiscv SMP and LiteSDCard reading Linux images through the DMA port of the VexRiscv SMP cluster17:01
*** CarlFK has quit IRC17:17
somlo_florent_: I'm building it now (with the hacked rocket that shares mem+mmio over wishbone)17:35
somlowill report back once I see what it does17:36
_florent_somlo: ok thanks17:36
somlo_florent_: tested with rocket on nexys4ddr; hangs at "booting from boot.json..." after pushing the bitstream with openocd; hitting reset gets it working OK about 50% of the time (the rest of the time after reset it hangs at "booting from boot.json" again18:00
somlobut when it works, it works perfectly :)18:00
somloI'm guessing something about initialization/reset of the litesdcard gateware, maybe?18:01
_florent_ok strange, can you provide me the bitstream?18:01
somlo_florent_: sent it to you via email18:03
somlo_florent_: same behavior if I s/rocket/vexriscv/ when building the bitstream18:10
*** TMM has quit IRC20:22
*** TMM has joined #litex20:23
*** guest88 has joined #litex21:57
*** guest88 has quit IRC21:57
*** satnav has joined #litex22:04
*** qubic has joined #litex22:04
qubichello, I might asking a dummy question so please forgive me about it :PIs it possible to simulate my own LiteX SoC with lxsim?22:05
*** acathla has quit IRC22:16
*** dasdgw has joined #litex22:18
*** qubic has quit IRC22:32
*** acathla has joined #litex22:54
*** acathla has quit IRC22:54
*** acathla has joined #litex22:54
*** nani has joined #litex22:58
*** nani has quit IRC22:59
*** lf_ has quit IRC23:38
*** lf has joined #litex23:38
*** HoloIRCUser has joined #litex23:46
*** dasdgw has quit IRC23:49

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!