Saturday, 2020-07-04

*** tpb has joined #litex00:00
*** pepper has joined #litex00:02
*** pepper has quit IRC00:04
futarisIRCcloudGreat discussion on how to renumerate LiteX SoC over PCIe. Android USB Accessory is another example of how one protocol is enumerating over another. I guess Linux USB over IP is another.00:21
*** ambro718 has quit IRC00:51
*** Degi has quit IRC01:43
*** Degi has joined #litex01:44
*** peepsalot has quit IRC02:05
*** peepsalot has joined #litex02:08
*** jaseg has quit IRC02:09
*** jaseg has joined #litex02:11
*** atommann has joined #litex02:17
atommannGood morning.02:27
*** HoloIRCUser has joined #litex03:41
*** HoloIRCUser2 has quit IRC03:43
*** CarlFK has quit IRC04:38
*** _whitelogger has quit IRC04:57
*** _whitelogger has joined #litex04:59
*** CarlFK has joined #litex05:36
*** _whitelogger has quit IRC05:48
*** HoloIRCUser2 has joined #litex05:48
*** HoloIRCUser has quit IRC05:50
*** _whitelogger has joined #litex05:50
*** st-gourichon-fid has joined #litex05:53
*** _whitelogger has quit IRC06:45
*** _whitelogger has joined #litex06:47
*** HoloIRCUser has joined #litex06:50
*** HoloIRCUser2 has quit IRC06:53
*** m4ssi has joined #litex07:36
*** _whitelogger has quit IRC08:06
*** _whitelogger has joined #litex08:08
*** m4ssi has quit IRC08:12
*** ambro718 has joined #litex09:42
TMM_florent_: well, I bought an Arty A7-35T! :D10:24
acathlaTMM, congratulations! But that was the easy part :)10:54
trabucayreI regret lack of USB port on this board11:30
*** _whitelogger has quit IRC11:34
*** _whitelogger has joined #litex11:37
zyp_florent_, I've been going through litepcie to figure out how stuff fits together, got a couple of questions if you don't mind11:50
zypI see S7PCIEPHY has a bar0_size argument, but as far as I can see, BAR0 is hardcoded to 1MB in the .xci -- what is then the point of the argument?11:51
zypalso, apart from changing the .xci, what would be required to support more than one BAR?11:52
_florent_zyp: we were previously integrating the pre-generated verilog and passing the bar0 size argument to them, but i changed this to use the .xci and generate the verilog when building the project12:06
_florent_bar0 size is parameter is still used for address masking on the wishbone bridge IIRC12:06
_florent_i don't think supporting multiple bar0 would be too complicated, we would need to get the bar information from the incoming TLP12:08
TMMacathla: sure, required but not sufficient :) Making a choice what direction to go to though!12:14
*** kgugala_ has joined #litex13:47
*** kgugala has quit IRC13:47
*** TMM has quit IRC13:50
*** TMM has joined #litex13:51
*** kgugala has joined #litex13:52
*** kgugala_ has quit IRC13:53
*** kgugala has quit IRC13:56
*** kgugala has joined #litex13:56
*** kgugala_ has joined #litex13:58
*** kgugala has quit IRC14:00
*** kgugala has joined #litex14:03
*** kgugala_ has quit IRC14:05
*** HoloIRCUser2 has joined #litex14:45
*** HoloIRCUser has quit IRC14:46
*** SwimmingCode has quit IRC15:01
*** SwimmingCode has joined #litex15:01
*** atommann has quit IRC15:06
*** atommann has joined #litex15:06
*** atommann has quit IRC15:26
*** kgugala_ has joined #litex17:57
*** kgugala has quit IRC18:00
*** scanakci has joined #litex19:09
*** TMM has quit IRC20:53
*** TMM has joined #litex20:54
*** gruetzkopf has quit IRC21:10
*** gruetzkopf has joined #litex21:10
*** kgugala has joined #litex21:32
*** kgugala_ has quit IRC21:35
*** st-gourichon-fid has quit IRC21:41
*** SwimmingCode has quit IRC22:15
*** SwimmingCode has joined #litex22:17
*** FFY00 has quit IRC22:20
*** FFY00 has joined #litex22:21
*** lf has quit IRC23:57
*** lf has joined #litex23:58

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!