Monday, 2020-04-27

*** tpb has joined #litex00:00
*** HoloIRCUser2 has joined #litex00:06
*** HoloIRCUser3 has joined #litex00:07
*** HoloIRCUser has quit IRC00:09
*** HoloIRCUser2 has quit IRC00:10
*** shuffle2 has joined #litex00:35
shuffle2from liteeth.phy.ecp5rgmii import LiteEthPHYRGMII causes liteeth\phy\__init__.py to run, which will import a bunch of random things for platforms i'm not targeting :/00:37
shuffle2is there something equivalent to settings64-Vivado.bat for lattice diamond? i've only used the tcl console. or is just adding lattice bin paths to PATH the "proper" way (it does seem to be working..)?00:44
shuffle2curious why ecp3 support was removed :/00:48
futarisIRCcloudhttps://youtu.be/F613zbxi03E01:02
*** CarlFK has quit IRC01:02
*** _tcal has joined #litex01:05
*** CarlFK has joined #litex01:28
*** _tcal has quit IRC01:33
shuffle2litex\boards\platforms\versa_ecp5.py imports LatticeProgrammer but never uses it?01:46
shuffle2are you even supposed to use create_programmer()? only see it used in one place01:56
xobsshuffle2: that's an excellent question. I've never actually used the programmer myself. that sounds like some vestigial import taht could probably be removed.02:06
*** _tcal has joined #litex02:10
shuffle2lol, the pgrcmd tool in diamond tries to import some c++ symbol from vmcontrol.dll with type mismatch, so it fails -.-02:40
shuffle2heh, the pgrcmd from the standalone package imports the correct symbol...wonder how they mixed that up02:51
shuffle2what litex calls versa_ecp5 is actually versa_ecp5g ? :(03:00
shuffle2very cool to see icmp just work tho :D03:25
*** _tcal has quit IRC03:46
*** _tcal has joined #litex03:59
*** Degi has quit IRC04:01
*** Degi has joined #litex04:03
*** felix_ has quit IRC05:20
*** felix_ has joined #litex05:22
*** HoloIRCUser has joined #litex05:30
*** HoloIRCUser3 has quit IRC05:30
*** Skip has quit IRC05:48
*** captain_morgan has quit IRC06:21
*** captain_morgan has joined #litex06:22
*** captain_morgan has quit IRC06:24
*** HoloIRCUser1 has joined #litex06:35
*** HoloIRCUser has quit IRC06:37
_florent_scanakci: nice for Linux on BlackParrot, for the simulation, are you using a simulated SRAM or LiteDRAM  + DFI model (--with-sdram), the latter could allow you to be closer to the actual hardware behavior if that's not what you are already using.07:08
_florent_shuffle2: there are probably indeed a few points we could improve (imports, programmers, etc...) happy to have issues or PR regarding that, i was planning working on improving programmers soon to have something more coherent07:10
_florent_shuffle2: otherwise for ECP07:10
_florent_ECP3, i was not aware of anyone using it, so removed ECP3 support since ECP5 seems now a better choice: easier to source, probably cheaper and has an open-source toolchain, etc...07:12
_florent_but we could re-introduce it if you think this is useful07:13
*** HoloIRCUser has joined #litex07:24
*** HoloIRCUser1 has quit IRC07:26
*** CarlFK has quit IRC07:31
*** HoloIRCUser1 has joined #litex07:54
*** rohitksingh has quit IRC07:54
*** HoloIRCUser has quit IRC07:57
scanakci_florent_: I use --ram-init option. I guess it refers to the former one.08:03
scanakciIn litex_sim, how should my command line look like if I use --with-sdram option? With ram-init option, I specify my bbl in the command line easily but could not realize how I can specify my bbl if I use --with-sdram.08:06
scanakciit looks like that there is --sdram-init option in the latest version. My LiteX version does not have it. I guess it is time to upgrade my LiteX repo.08:11
_florent_scanakci: you can also initialize the memory with --with-sdram by using --sdram-init08:12
*** CarlFK has joined #litex09:11
*** futarisIRCcloud has quit IRC09:27
*** rohitksingh has joined #litex09:46
*** robert2 has joined #litex11:01
*** CarlFK has quit IRC11:39
*** CarlFK has joined #litex12:37
*** Skip has joined #litex12:55
*** daniellimws has quit IRC13:06
*** daniellimws has joined #litex13:07
*** CarlFK has quit IRC13:32
*** gregdavill has quit IRC14:45
*** tcal has quit IRC15:38
*** _tcal has quit IRC15:40
*** _tcal has joined #litex15:45
*** tcal has joined #litex15:47
*** robert3 has joined #litex16:20
*** Degi_ has joined #litex16:20
*** anuejn_ has joined #litex16:20
*** _tcal has quit IRC16:23
*** robert2 has quit IRC16:26
*** felix_ has quit IRC16:26
*** Degi has quit IRC16:26
*** acathla has quit IRC16:26
*** anuejn has quit IRC16:26
*** miek has quit IRC16:26
*** Degi_ is now known as Degi16:26
*** felix_ has joined #litex16:31
*** acathla has joined #litex16:31
*** miek has joined #litex16:32
*** _tcal has joined #litex16:38
*** miek has quit IRC17:26
*** felix_ has quit IRC17:26
*** acathla has quit IRC17:26
*** miek has joined #litex17:29
*** felix_ has joined #litex17:29
*** acathla has joined #litex17:29
*** HoloIRCUser has joined #litex18:04
*** HoloIRCUser1 has quit IRC18:08
*** HoloIRCUser has quit IRC18:19
*** Skip has quit IRC18:43
*** Skip has joined #litex19:09
somlo_florent_: any idea how much ddr3 the ECPiX-5 board is expected to have on board?19:28
Findereadme here suggests 512MB: https://github.com/litex-hub/linux-on-litex-vexriscv19:47
tpbTitle: GitHub - litex-hub/linux-on-litex-vexriscv: Linux on LiteX-VexRiscv (at github.com)19:47
somloFinde: thanks!20:12
*** CarlFK has joined #litex20:18
*** HoloIRCUser has joined #litex20:24
*** HoloIRCUser1 has joined #litex20:28
*** HoloIRCUser has quit IRC20:31
*** acathla has quit IRC20:43
*** acathla has joined #litex20:43
*** Skip has left #litex20:54
*** Skip has joined #litex20:55
*** captain_morgan has joined #litex21:22
dkozel_florent_: FYI the Aller PCIe image (just rebuilt with all latest toolchain code) is running21:58
dkozelLnkSta:Speed 5GT/s (ok), Width x4 (ok)21:58
dkozelDMA_SPEED(Gbps) TX_BUFFERS RX_BUFFERS  DIFF  ERRORS22:00
dkozel          8.35      25599      25471    128       022:00
dkozelGood for ~130 Megasamples / second in GNU Radio/Numpy's complex 32 bit float format. Yep, I can work with that!22:02
shuffle2_florent_: re: ecp3, probably not a big deal...i'm porting an old project from ecp3 to ecp5(non-5g) and would be nice to have both targets working at once, but i can just add the ecp3 stuff locally...needed to tweak some stuff for non-5g also anyway22:02
shuffle2unrelated general litex question: why does litex contain a lot of duplicated + modified migen/misoc classes? (the target platform definitions, things in soc/interconnect, etc)22:04
zypmaybe it's easier to maintain a modified copy than to get changes upstreamed?22:14
*** HoloIRCUser1 has quit IRC22:20
*** HoloIRCUser1 has joined #litex22:21
*** HoloIRCUser2 has joined #litex22:28
*** HoloIRCUser1 has quit IRC22:30
dkozelDoes anyone know of a "blank" or basic LiteX submodule template showing how to setup a wishbone interface (maybe a loopback?) and a register inside the module?23:05
*** futarisIRCcloud has joined #litex23:07
*** gregdavill has joined #litex23:28
*** robert3 has quit IRC23:30
sajattack[m]the bitbang module is pretty basic https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/bitbang.py23:37
tpbTitle: litex/bitbang.py at master · enjoy-digital/litex · GitHub (at github.com)23:37
sajattack[m]it does registers, but not wishbone23:37
sajattack[m]https://github.com/enjoy-digital/litex/blob/5ef869b9ebdcbfbe037e1fee6a06866a2837a168/litex/soc/cores/i2s.py#L123 this does wishbone but the surrounding code is more confusing23:39
tpbTitle: litex/i2s.py at 5ef869b9ebdcbfbe037e1fee6a06866a2837a168 · enjoy-digital/litex · GitHub (at github.com)23:39

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!