| *** tpb has joined #litex | 00:00 | |
| *** CarlFK has quit IRC | 01:18 | |
| *** Degi has quit IRC | 02:08 | |
| *** Degi_ has joined #litex | 02:08 | |
| *** Degi_ is now known as Degi | 02:08 | |
| *** CarlFK has joined #litex | 02:09 | |
| *** rohitksingh has quit IRC | 02:16 | |
| *** rohitksingh has joined #litex | 02:17 | |
| rohitksingh | dkozel: hi! sorry I missed your message | 02:18 |
|---|---|---|
| *** rohitksingh has quit IRC | 03:56 | |
| *** rohitksingh has joined #litex | 04:32 | |
| *** scanakci has joined #litex | 04:34 | |
| *** _whitelogger has quit IRC | 04:48 | |
| *** _whitelogger has joined #litex | 04:50 | |
| *** _whitelogger has quit IRC | 05:30 | |
| *** _whitelogger has joined #litex | 05:32 | |
| *** CarlFK has quit IRC | 05:44 | |
| *** CarlFK has joined #litex | 06:06 | |
| *** HoloIRCUser has joined #litex | 06:18 | |
| *** HoloIRCUser2 has joined #litex | 06:19 | |
| *** HoloIRCUser1 has quit IRC | 06:20 | |
| *** HoloIRCUser has quit IRC | 06:23 | |
| *** HoloIRCUser2 has quit IRC | 06:30 | |
| *** HoloIRCUser has joined #litex | 06:30 | |
| *** gregdavill_ has joined #litex | 07:19 | |
| *** gregdavill has quit IRC | 07:22 | |
| dkozel | rohitksingh: Hi, good morning | 09:00 |
| *** gregdavill_ has quit IRC | 09:00 | |
| dkozel | No worries at all, busy times | 09:00 |
| _florent_ | rjeschmi: sorry that's difficult to help without more information, can you provide a mimimal code or create an issue in LiteEth to better understand what you are trying to do and how the issue can be solved? | 09:17 |
| *** gregdavill has joined #litex | 09:33 | |
| dkozel | Xilinx programming cable coming in on Thursday. | 09:47 |
| rjeschmi | _florent_: thanks for your help | 10:28 |
| rjeschmi | https://github.com/rjeschmi/litex-boards/blob/pano_logic_g2/litex_boards/platforms/pano_logic_g2.py | 10:28 |
| tpb | Title: litex-boards/pano_logic_g2.py at pano_logic_g2 · rjeschmi/litex-boards · GitHub (at github.com) | 10:28 |
| rjeschmi | and https://github.com/rjeschmi/litex-boards/blob/pano_logic_g2/litex_boards/targets/pano_logic_g2.py | 10:29 |
| tpb | Title: litex-boards/pano_logic_g2.py at pano_logic_g2 · rjeschmi/litex-boards · GitHub (at github.com) | 10:29 |
| rjeschmi | I managed to add just the phy, but adding the etherbone started throwing the errors | 10:32 |
| rjeschmi | If it is easier I can PR it (and/or open an issue) | 10:33 |
| _florent_ | yes that could be easier to open a PR on liteeth to discuss | 10:43 |
| rjeschmi | ok, I'm not changing anything in liteeth for this though | 10:47 |
| rjeschmi | except that maybe the gmii phy is not well tested? | 10:47 |
| rjeschmi | I can open an issue on that | 10:47 |
| rjeschmi | https://github.com/enjoy-digital/liteeth/issues/37 | 10:57 |
| tpb | Title: Issues with GMII · Issue #37 · enjoy-digital/liteeth · GitHub (at github.com) | 10:57 |
| _florent_ | rjeschmi: some board/fpga can have some limitations, the actual codebase is tested with combination already encountered that's possible some changes could be needed for your design, thanks for the PR, i'll look at that | 10:57 |
| rjeschmi | the build.log is just a capture of all the output. I can upload other files as needed | 10:57 |
| _florent_ | dkozel: ok for the programming cable, i just updated the Numato targets to be similar to the Netv2 design: https://github.com/litex-hub/litex-boards/commit/85f38876c29defdcd7971bdd4e8e6788c6c9606c | 10:58 |
| tpb | Title: targets: update PCIe on Numato targets. · litex-hub/litex-boards@85f3887 · GitHub (at github.com) | 10:58 |
| rjeschmi | _florent_: yeah, I understand that. This is mainly a learning exercise for me, so I'm happy to poke more into the code with a bit of guidance | 10:58 |
| _florent_ | dkozel: you should be able to use the software from https://github.com/enjoy-digital/netv2/tree/master/software (copy the generated csr.h/soc.h/mem.h to kernel and maybe just comment the SPIFLASH related accesses) | 10:59 |
| tpb | Title: netv2/software at master · enjoy-digital/netv2 · GitHub (at github.com) | 10:59 |
| rjeschmi | for this particular design I already experimented with pinning rst_n in order to keep the 125MHz clock (they pull the 125 clock through the phy PLL) | 11:00 |
| _florent_ | rjeschmi: can you try to comment: | 11:02 |
| _florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/build/xilinx/ise.py#L247 | 11:02 |
| tpb | Title: litex/ise.py at master · enjoy-digital/litex · GitHub (at github.com) | 11:02 |
| _florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/build/xilinx/ise.py#L257-L258 | 11:03 |
| tpb | Title: litex/ise.py at master · enjoy-digital/litex · GitHub (at github.com) | 11:03 |
| _florent_ | and see if you are able to build the design? | 11:03 |
| _florent_ | it seems the automatic keep attributes are causing issues with ISE | 11:03 |
| rjeschmi | ok sure | 11:03 |
| _florent_ | rjeschmi: can you add your .ucf to the PR? just to understand which constraint is failing | 11:07 |
| rjeschmi | yeah for sure | 11:11 |
| rjeschmi | I was just going to mention that | 11:11 |
| rjeschmi | _florent_: I had to rename it to a .txt due to file type restrictions, but it is there now | 11:13 |
| _florent_ | ok thanks. I'm going to look at that. I also created https://github.com/enjoy-digital/litex/issues/438 since that's not the first time we see this | 11:17 |
| tpb | Title: ISE: automatic "keep" attributes on constraints signals seems to cause issue in the build. · Issue #438 · enjoy-digital/litex · GitHub (at github.com) | 11:17 |
| rjeschmi | _florent_: there is certainly something related to how the constraints are added. | 11:18 |
| rjeschmi | using the with_etherbone helper adds the constraints to cd_eth_rx, but that doesn't seem to exist in the top.ucf (as the error points out) | 11:19 |
| dkozel | _florent_: thanks for the updated software. I'll let you know when I have it programmed. | 11:34 |
| *** gregdavill has quit IRC | 11:34 | |
| *** rohitksingh has quit IRC | 11:37 | |
| _florent_ | rjeschmi: it seems https://github.com/enjoy-digital/liteeth/commit/fb478537e7d45512567b9b35b5a69c536cb588b2 fixes the issue with ISE | 11:41 |
| tpb | Title: phy/gmii: use a BUFG between eth_rx.clk and eth_rx.clk. · enjoy-digital/liteeth@fb47853 · GitHub (at github.com) | 11:41 |
| rjeschmi | _florent_: thanks. I'll test it out | 11:46 |
| rjeschmi | _florent_: In my initial testing it seems to resolve half the errors (eth_tx_clk is there), but the eth_rx_clk still seems to be missing | 12:02 |
| rjeschmi | _florent_: I think it may be a local issue | 12:04 |
| rjeschmi | I'll update when sure | 12:04 |
| rjeschmi | _florent_: making significant progress, thanks | 12:21 |
| rjeschmi | I had to add a CLOCK_DEDICATED_ROUTE = FALSE to the nets just to demote it to a warning and get it to route | 12:22 |
| rjeschmi | https://github.com/timvideos/HDMI2USB-litex-firmware/blob/master/targets/atlys/net.py | 12:22 |
| tpb | Title: HDMI2USB-litex-firmware/net.py at master · timvideos/HDMI2USB-litex-firmware · GitHub (at github.com) | 12:22 |
| rjeschmi | like that | 12:22 |
| *** CarlFK has quit IRC | 12:48 | |
| *** tcal has joined #litex | 15:32 | |
| *** fkokosinski has joined #litex | 15:38 | |
| *** karol4 is now known as kgugals | 15:40 | |
| *** kgugals is now known as kgugala | 15:40 | |
| fkokosinski | _florent_ hi! I'm tinkering with litevideo (with mode=ycbcr) right now and have a problem with colors being "off" (it doesn't seem to follow any particular pattern). Have you encountered any issues with litevideo in ycbcr mode in the past? I can share photos of it if you want | 15:45 |
| fkokosinski | in rgb mode colors seem to be okay, though | 15:45 |
| _florent_ | fkokosinski: hi, yes that could help to have photos, also not sure if you are aware but ycbcr is in 4:2:2 not 4:4:4 | 15:47 |
| fkokosinski | _florent_ yes, i'm aware of that. Output from gst's testvideosrc: https://drive.google.com/file/d/1EhJ1nZi25MRj_JzhRIX5Q4-RtxtEeqfP/view (good colors) https://drive.google.com/file/d/1dixrY66UpxUBaqL_2zpXQ0imnTx9n3fJ/view (colors being "off"). Sorry for frames not being in sync | 15:56 |
| tpb | Title: frame_good.png - Google Drive (at drive.google.com) | 15:56 |
| _florent_ | fkokosinski: i would say cb interpreted as cr and cr as cb, it could be a 16-bit shift in the stream | 16:02 |
| *** HoloIRCUser1 has joined #litex | 16:08 | |
| *** HoloIRCUser has quit IRC | 16:10 | |
| *** CarlFK has joined #litex | 16:13 | |
| *** abeljj[m] has quit IRC | 16:46 | |
| *** john_k[m] has quit IRC | 16:46 | |
| *** bunnie[m] has quit IRC | 16:47 | |
| *** disasm[m] has quit IRC | 16:47 | |
| *** disasm[m] has joined #litex | 16:50 | |
| *** CarlFK has quit IRC | 16:58 | |
| *** john_k[m] has joined #litex | 16:59 | |
| *** abeljj[m] has joined #litex | 17:01 | |
| *** bunnie[m] has joined #litex | 17:04 | |
| *** CarlFK has joined #litex | 17:32 | |
| *** tcal has quit IRC | 17:40 | |
| *** tcal has joined #litex | 17:43 | |
| *** tcal has quit IRC | 17:50 | |
| *** tcal has joined #litex | 18:00 | |
| *** spacekookie has quit IRC | 18:14 | |
| *** spacekookie has joined #litex | 18:14 | |
| *** fkokosinski has quit IRC | 18:15 | |
| *** tcal has quit IRC | 18:22 | |
| *** tcal has joined #litex | 19:14 | |
| *** HoloIRCUser2 has joined #litex | 19:34 | |
| *** HoloIRCUser1 has quit IRC | 19:34 | |
| tcal | kgugala: to continue the conversation from the meeting, regarding the zephyr/vexriscv/tflite magic wand demo: Doing "make gateware-load" works, but the tutorial in the README.md just ends there with no further instructions. On another page I found "make firmware-connect". This works to the point that I get a "litex>" BIOS prompt. Then, going back to the Antmicro blog post, I found: "The onboard FPGA chip has to be programmed with ga | 19:42 |
| tcal | teware bitstream. After the board has been programmed, the LiteX System will boot. On a serial console you should see a Litex Bios prompt. In order to run the demo, the compiled application binary has to be uploaded to the device. The binary can be uploaded to the device using the serial connection with the litex_term tool.". I will try to figure that out, but it seems it would be useful if the REAADME.md instructions would explicitly sp | 19:42 |
| tcal | ell out the "make firmware-connect" and "litex_term" steps. | 19:42 |
| tcal | Ok, I may have made some progress. I found a RISC-V webpage that used litex_term.py, so by copying their method but using "top.bin" from the demo build, I may be getting somewhere. We'll see after it finishes downloading.... | 19:57 |
| tcal | I'm not sure if this is good or not: | 20:15 |
| tcal | SDRAM now under hardware control | 20:16 |
| tcal | Memtest OK | 20:16 |
| tcal | --============== Boot ==================-- | 20:16 |
| tcal | Booting from serial... | 20:16 |
| tcal | Press Q or ESC to abort boot completely. | 20:16 |
| tcal | sL5DdSMmkekro | 20:16 |
| tcal | [LXTERM] Received firmware download request from the device. | 20:16 |
| tcal | [LXTERM] Uploading build/arty_tf_vexriscv.full/gateware/top.bin to 0x40000000 (2192012 bytes)... | 20:16 |
| tcal | [LXTERM] Upload complete (3.7KB/s). | 20:16 |
| tcal | [LXTERM] Booting the device. | 20:16 |
| tcal | [LXTERM] Done. | 20:16 |
| tcal | Executing booted program at 0x40000000 | 20:16 |
| tcal | --============= Liftoff! ===============-- | 20:16 |
| tcal | [then no response] | 20:16 |
| tcal | But using this approach, I don't see a "litex>" BIOS prompt, so maybe this is all wrong. | 20:18 |
| sajattack[m] | you're trying to execute gateware as a program | 20:29 |
| sajattack[m] | that's not what you're supposed to do | 20:29 |
| sajattack[m] | gateware is the hardware configuration that's supposed to be loaded into the fpga | 20:30 |
| sajattack[m] | you flash it with your vendor's tools | 20:30 |
| sajattack[m] | the firmware you're looking for is in another castle | 20:32 |
| keesj | isn't it just the kernel argument that is needed? https://github.com/enjoy-digital/litex/blob/master/litex/tools/litex_term.py#L351 | 20:41 |
| tpb | Title: litex/litex_term.py at master · enjoy-digital/litex · GitHub (at github.com) | 20:41 |
| keesj | it has been a while but I remember that you can use the term to upload a program | 20:41 |
| tcal | Yep! | 20:54 |
| tcal | I have been now trying "--kernel ../tensorflow/tensorflow/lite/micro/tools/make/gen/zephyr_vexriscv_x86_64/magic_wand/CMake/zephyr/zephyr.bin". | 20:55 |
| tcal | I then get a stream of errors, probably explained because I don't have the accelerometer plugged in yet: | 20:57 |
| tcal | Register read failed with rc=-5 | 20:57 |
| tcal | Failed to read FIFO status rc = -5 | 20:57 |
| tcal | Fetch failed | 20:57 |
| tcal | [same thing repeated indefinitely] | 20:58 |
| tcal | So I think I'm unstuck; I'll try again when I get the ACL module tomorrow. | 20:58 |
| tcal | Thanks all! | 20:58 |
| keesj | cool | 20:59 |
| tcal | For the record, my usage was: ./litex_term.py --serial-boot --kernel ../tensorflow/tensorflow/lite/micro/tools/make/gen/zephyr_vexriscv_x86_64/magic_wand/CMake/zephyr/zephyr.bin /dev/ttyUSB1 | 20:59 |
| keesj | are you doing something with machinelearning on fpga? | 21:01 |
| tcal | Not yet :) I just started working for Tim A (Mithro) at Google. So just getting up to speed with LiteX & Arty boards. My first real project will be getting Linux running on the 100T Arty board. | 21:12 |
| sajattack[m] | cool, I didn't know mithro worked at google | 21:22 |
| *** CarlFK has quit IRC | 21:25 | |
| mithro | 11+ years now... | 21:38 |
| *** rohitksingh has joined #litex | 21:39 | |
| tcal | The accelerometer arrived, | 21:49 |
| tcal | --============= Liftoff! ===============-- | 21:49 |
| tcal | Got id: 0xe5 | 21:49 |
| tcal | *** Booting Zephyr OS build v1.7.99-24033-g52f4b7aa0f8e *** | 21:49 |
| tcal | Got accelerometer | 21:49 |
| tcal | But haven't been able to recognize anything. | 21:49 |
| mithro | I actually haven't run this demo myself | 21:50 |
| *** tcal has quit IRC | 22:06 | |
| *** gregdavill has joined #litex | 22:07 | |
| *** tcal has joined #litex | 22:09 | |
| tcal | I did get "slope" recognized. I probably just haven't figured out the right orientation to hold the board while making the motions. There's an Arduino demo (https://www.youtube.com/watch?v=Lfv3WJnYhX0) -- this is probably based on that. | 22:12 |
| pdp7 | gregdavill: i'm about to try the OrangeCrab zip from _florent_ | 22:57 |
| pdp7 | needed to find an SD card I could erase first :) | 22:58 |
| gregdavill | pdp7: Cool! I won't be able to try it for a couple of hours. | 22:59 |
| pdp7 | _florent_: I tried the SD card but nothing seems to happen | 23:16 |
| pdp7 | https://www.irccloud.com/pastebin/JR9wyATD/ | 23:16 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 23:16 |
| pdp7 | I put the crab into DFU | 23:28 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!