| *** tpb has joined #litex | 00:00 | |
| *** Degi has joined #litex | 00:25 | |
| *** zyp has joined #litex | 00:38 | |
| *** ambro718 has quit IRC | 00:40 | |
| *** Degi has quit IRC | 00:49 | |
| *** Degi has joined #litex | 00:49 | |
| *** abeljj[m] has joined #litex | 01:50 | |
| abeljj[m] | Is this a good place to ask questions regarding usage of Litex? | 01:51 |
|---|---|---|
| sajattack[m] | yup | 01:53 |
| abeljj[m] | Can I use my own core written in system verilog to build an SoC? | 02:01 |
| sajattack[m] | I'm not familiar with the process but SoCs are often built on top of outside CPUs written in verilog so I'd assume so | 02:06 |
| abeljj[m] | I have been reading about chipyard before litex. Chipyard is tightly coupled to boom and rocket. | 02:11 |
| *** Degi_ has joined #litex | 02:11 | |
| *** Degi has quit IRC | 02:15 | |
| *** Degi_ is now known as Degi | 02:15 | |
| Finde | abeljj[m]: you can indeed, a number of others have been integrating their cores into litex recently | 02:29 |
| *** HEGAZY has joined #litex | 03:24 | |
| *** HEGAZY has quit IRC | 03:29 | |
| *** HoloIRCUser1 has joined #litex | 07:23 | |
| *** HoloIRCUser2 has joined #litex | 07:24 | |
| *** HoloIRCUser has quit IRC | 07:25 | |
| *** HoloIRCUser1 has quit IRC | 07:27 | |
| *** scanakci has joined #litex | 07:27 | |
| _florent_ | abeljj[m]: welcome, LiteX can be used to create SoC from the provided cores, but that's one of the use cases. Sometimes users don't want to use Migen/LiteX but just want reuse one of the core (LiteDRAM/LiteEth) generated as verilog, sometimes reuse existing Verilog/VHDL/Netlist/IPs and only use LiteX to ease creating the interconnect, we are trying to allow different approaches/methodologies. | 07:32 |
| *** HoloIRCUser2 has quit IRC | 07:47 | |
| *** HoloIRCUser1 has joined #litex | 09:14 | |
| *** ambro718 has joined #litex | 09:53 | |
| *** scanakci has quit IRC | 10:29 | |
| *** rohitksingh has quit IRC | 10:33 | |
| *** gregdavill has quit IRC | 11:22 | |
| *** HoloIRCUser1 has quit IRC | 15:24 | |
| *** HoloIRCUser has joined #litex | 15:24 | |
| *** peepsalot has quit IRC | 19:39 | |
| *** peepsalot has joined #litex | 19:41 | |
| *** rohitksingh has joined #litex | 21:01 | |
| *** disasm[m] has joined #litex | 22:04 | |
| *** gregdavill has joined #litex | 22:06 | |
| *** mfny has joined #litex | 22:10 | |
| mfny | Hello, I need a suggestion as to a Dev board with as full a support as possible for LiteX Linux, and by full support I mean as many peripherals on the board supported as possible.. | 22:11 |
| mfny | perhaps SD and Ethernet ? | 22:20 |
| mfny | anyone here ? | 23:15 |
| *** HoloIRCUser1 has joined #litex | 23:26 | |
| *** gregdavill has quit IRC | 23:26 | |
| somlo | mfny: the nexys4ddr (https://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/) seems to be a popular choice | 23:27 |
| tpb | Title: Nexys 4 DDR Artix-7 FPGA Trainer Board - Digilent (at store.digilentinc.com) | 23:27 |
| *** HoloIRCUser has quit IRC | 23:28 | |
| somlo | mfny: if you care about programming it with completely FOSS tools, the ecp5 versa 5g (lattice) might be a good alternative: https://www.latticestore.com/products/tabid/417/categoryid/59/productid/43172/default.aspx | 23:30 |
| tpb | Title: Products (at www.latticestore.com) | 23:30 |
| somlo | (no microSD card slot on the board, but it does have ethernet) | 23:30 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!