Sunday, 2020-03-08

*** tpb has joined #litex00:00
*** rohitksingh has quit IRC01:44
*** _franck_ has quit IRC02:14
*** rohitksingh has joined #litex02:44
*** _whitelogger has quit IRC05:51
*** _whitelogger has joined #litex05:53
*** _whitelogger has quit IRC06:27
*** _whitelogger has joined #litex06:29
*** st-gourichon-fid has quit IRC06:37
*** st-gourichon-fid has joined #litex07:04
*** fjullien has joined #litex07:24
*** fjullien has quit IRC07:25
*** _franck_ has joined #litex07:25
*** st-gourichon-fid has quit IRC07:37
*** st-gourichon-f has joined #litex07:37
*** _whitelogger has quit IRC07:54
*** _whitelogger has joined #litex07:56
*** _whitelogger has quit IRC08:21
*** _whitelogger has joined #litex08:23
*** m4ssi has joined #litex08:41
_florent_esden: hi, ok sorry, i just described a bit more the direction i was going to in https://github.com/litex-hub/litex-boards/issues/53, can you describe the use you will have for this target there and i'll make sure to go in this direction and revert the features you want/need.08:45
tpbTitle: Issues · litex-hub/litex-boards · GitHub (at github.com)08:45
esden_florent_: no worries, not a big deal at all. :)08:45
esdenThe target in litex is after all just a demo of the icebreaker support. But I want to keep it fairly close to the target in the example repo here: https://github.com/icebreaker-fpga/icebreaker-litex-examples08:47
tpbTitle: GitHub - icebreaker-fpga/icebreaker-litex-examples: Example litex Risc-V SOC and some example code projects in multiple languages. (at github.com)08:47
esdenI don't know at the moment how to add a PLL at all. So not sure if I will need to revert anything or not. I might need a second clock domain for periphs at some point though too.08:48
esdenIt is all bit in flux still as I am learning things and figuring out how I want the example SOC to work. As well as the bigger and more elaborate demo soc that will be part of the TWANG game port to the icebreaker.08:49
esdenAll of that is after all mostly a way to show icebreaker users how they could build a soc themselves. :)08:49
esdenBut a good default with multiple features demonstrated on a real example is always a good idea. :)08:49
esdenI will try to improve the generated documentation too. So that will likely flow back to the target in litex_boards.08:50
esdenThis needs to be filled in a bit: https://icebreaker-fpga.github.io/icebreaker-litex-examples/index.html08:50
tpbTitle: Documentation for iCEBreaker LiteX Riscv Example SOC iCEBreaker LiteX Riscv Example SOC documentation (at icebreaker-fpga.github.io)08:50
esdenI will put together some broader information it the issue you opened. :)08:51
esdenWill be useful for me too. :)08:51
*** m4ssi has quit IRC08:55
*** rohitksingh has quit IRC09:05
*** _whitelogger has quit IRC09:42
*** _whitelogger has joined #litex09:44
_florent_esden: ok, if you want it to be in synced with your example, that's maybe better i don't touch it too much. Maybe we should just get rid of JumpToAddressROM that should no longer be needed and allow building/using the BIOS from SPI Flash when not used with external software.10:24
*** st-gourichon-f has quit IRC11:31
*** st-gourichon-fid has joined #litex11:48
*** st-gourichon-fid has quit IRC11:55
*** st-gourichon-fid has joined #litex12:06
*** st-gourichon-fid has quit IRC12:18
*** st-gourichon-fid has joined #litex12:19
*** st-gourichon-fid has quit IRC12:22
*** st-gourichon-fid has joined #litex12:22
*** st-gourichon-fid has quit IRC12:26
*** st-gourichon-fid has joined #litex12:32
*** st-gourichon-fid has quit IRC12:34
*** st-gourichon-fid has joined #litex12:35
*** st-gourichon-fid has quit IRC13:42
*** st-gourichon-fid has joined #litex13:43
*** st-gourichon-fid has quit IRC13:45
*** _whitelogger has quit IRC14:27
*** _whitelogger has joined #litex14:29
*** keesj has quit IRC14:44
*** st-gourichon-fid has joined #litex14:47
*** st-gourichon-fid has quit IRC14:50
*** st-gourichon-fid has joined #litex14:51
esden_florent_: yeah definitely. If the mini rom is not needed any more we should get rid of it. That will definitely simplify the example. :)17:50
*** rohitksingh has joined #litex19:55
*** CarlFK has quit IRC20:04
*** CarlFK has joined #litex20:06
*** rohitksingh has quit IRC20:13
*** rohitksingh has joined #litex20:14
*** rohitksingh has quit IRC20:21
*** _franck_ has quit IRC21:05
*** rohitksingh has joined #litex21:09

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!