*** tpb has joined #litex | 00:00 | |
*** CarlFK has quit IRC | 01:12 | |
*** CarlFK has joined #litex | 01:20 | |
*** CarlFK has quit IRC | 01:23 | |
*** _whitelogger has quit IRC | 03:45 | |
*** _whitelogger has joined #litex | 03:47 | |
*** rohitksingh has quit IRC | 03:59 | |
*** rohitksingh has joined #litex | 04:02 | |
*** CarlFK has joined #litex | 04:53 | |
*** rohitksingh has quit IRC | 05:29 | |
*** rohitksingh has joined #litex | 05:45 | |
*** rohitksingh has quit IRC | 05:50 | |
*** rohitksingh has joined #litex | 05:53 | |
*** rohitksingh has quit IRC | 06:03 | |
*** rohitksingh has joined #litex | 06:06 | |
*** rohitksingh has quit IRC | 06:07 | |
*** rohitksingh has joined #litex | 06:11 | |
*** rohitksingh has quit IRC | 06:12 | |
*** rohitksingh has joined #litex | 06:14 | |
*** rohitksingh has quit IRC | 06:17 | |
*** rohitksingh has joined #litex | 06:21 | |
*** rohitksingh has quit IRC | 06:24 | |
*** rohitksingh has joined #litex | 06:29 | |
*** rohitksingh has quit IRC | 06:30 | |
*** rohitksingh has joined #litex | 06:31 | |
*** rohitksingh has quit IRC | 06:34 | |
*** rohitksingh has joined #litex | 06:36 | |
*** rohitksingh has quit IRC | 06:42 | |
*** rohitksingh has joined #litex | 06:57 | |
*** rohitksingh has quit IRC | 06:57 | |
*** rohitksingh has joined #litex | 06:58 | |
*** rohitksingh has quit IRC | 07:00 | |
*** rohitksingh has joined #litex | 07:01 | |
*** rohitksingh has quit IRC | 07:27 | |
*** rohitksingh has joined #litex | 07:28 | |
*** CarlFK has quit IRC | 09:36 | |
*** st-gourichon-fid has quit IRC | 10:33 | |
*** st-gourichon-fid has joined #litex | 10:43 | |
*** rohitksingh has quit IRC | 10:54 | |
*** CarlFK has joined #litex | 11:05 | |
*** st-gourichon-fid has quit IRC | 18:59 | |
*** st-gourichon-fid has joined #litex | 19:03 | |
*** rohitksingh has joined #litex | 20:09 | |
esden | _florent_: I see you simplified the clock stuff. I was actually hoping to convert that eventually to use the PLL, this is why I was keeping the more complicated setup to be able to add the PLL back in. As far as I can tell we can run the vex at 21MHz or so. | 21:50 |
---|---|---|
esden | Also don't we loose the added documentation parts when you remove them from there and remove the AutoDoc stuff? | 21:50 |
esden | I think documentation is a good thing ;) | 21:51 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!