| *** tpb has joined #litex | 00:01 | |
| *** CarlFK has quit IRC | 00:17 | |
| *** CarlFK has joined #litex | 01:11 | |
| *** awygle has joined #litex | 03:08 | |
| mithro | FYI - whitequark reminded me that nmigen chatter has moved to the #nmigen channel | 03:11 |
|---|---|---|
| sajattack[m] | would linux on litex run with only 8MB sdram? | 06:35 |
| levi | Been a long time since that small of a system was a common target. I wouldn't bet on it, but it may be possible. You certainly used to be able to, though. | 07:25 |
| sajattack[m] | ok | 07:27 |
| _florent_ | sajattack[m]: 8MB it will work with LiteX, but if you want to run Linux on it, the minimum supported is currently 32MB | 09:52 |
| *** CarlFK has quit IRC | 10:37 | |
| *** levi has quit IRC | 10:44 | |
| *** levi has joined #litex | 10:44 | |
| *** CarlFK has joined #litex | 11:16 | |
| rvense | i have technically run linux recently on 8mb ram (stm32f7) but not done much with it | 12:28 |
| Claude | hi, i struggle a bit to instance a verilog module into my target. i added "self.platform.add_source("/home/claude/gateware/i2c_top.v") . but it seems to me that litex/nmigen cant find the module | 15:24 |
| Claude | thats the output i get https://pastebin.com/94dNKXnp | 15:25 |
| tpb | Title: Traceback (most recent call last): File "./make.py", line 363, in - Pastebin.com (at pastebin.com) | 15:25 |
| *** CarlFK has quit IRC | 15:52 | |
| Xiretza | Claude: paste the whole source | 17:04 |
| Claude | Xiretza: https://pastebin.com/VmUG30fv | 17:09 |
| tpb | Title: [Python] #!/usr/bin/env python3 # This file is Copyright (c) 2018-2019 Florent Kermarr - Pastebin.com (at pastebin.com) | 17:09 |
| daveshah | Claude: try platform.add_source not self.platform.add_source | 17:11 |
| Claude | ok thanks will try | 17:11 |
| Claude | i'm obviously a python idiot ;) | 17:12 |
| Claude | daveshah: thanks that looks good now | 17:15 |
| Xiretza | Claude: yeah, that. `platform` is only passed as a function argument to __init__, it's not a member variable | 17:15 |
| Claude | nice thanks for the help :) that works now. somehow i thought its a good idea to put a pll chip on my board which needs an i2c init first before it outputs clocks. but somehow i forgot to connect an always enabled clock to the fpga. so the i2c stuff iÄm doing is a small verilog init of the pll chip, prior the fpga PLLs get their reset and lock to the now incoming clock | 18:03 |
| Claude | yay , boots now very reliable. prior i was using the OSCG as input to the FPGA PLLs. was quite unstable on the uart upload. now i can add my hdmi phy (TDA19888) and try running linux with framebuffer | 18:32 |
| Claude | TDA19988 even.. | 18:34 |
| *** CarlFK has joined #litex | 18:52 | |
| *** rohitksingh has quit IRC | 20:29 | |
| *** rohitksingh has joined #litex | 21:28 | |
| *** rohitksingh has quit IRC | 21:48 | |
| *** rohitksingh has joined #litex | 22:31 | |
| *** rohitksingh has quit IRC | 22:59 | |
| *** rohitksingh has joined #litex | 23:01 | |
| *** rohitksingh has quit IRC | 23:19 | |
| *** rohitksingh has joined #litex | 23:43 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!