Sunday, 2019-12-29

*** tpb has joined #litex00:00
*** _whitelogger has quit IRC06:31
*** _whitelogger has joined #litex06:34
*** _whitelogger has quit IRC06:55
*** _whitelogger has joined #litex06:58
futarisIRCcloudhttps://twitter.com/tpetazzoni/status/1211217995294498818?s=1910:07
*** _whitelogger has quit IRC10:25
*** _whitelogger has joined #litex10:28
*** _whitelogger has quit IRC10:37
*** _whitelogger has joined #litex10:40
_florent_futarisIRCcloud: nice, now the next step would be to boot the kernel from the SD-Card with LiteX's bios (i'll try to prototype it)12:12
mithro_florent_: Any idea what is up with needing the sram at address 0 on the ice40?13:10
_florent_mithro: is it that sram needs to be at address 0 or that something (even if not used) needs to be mapped at 0?13:30
mithro_florent_: It seems to be something like that13:31
mithro_florent_: Still working to debug a bit13:31
mithro_florent_: We definitely have a non-zero cpu reset address13:32
_florent_mithro: is it really related to ice40? or is it also happening on others devices that have the BIOS in SPI flash?13:34
rvense_florent_: don't think we know, it came up when i tried to get the hx8k evb board going13:49
_florent_mithro, rvense: i just tried to reproduce the issue with lxsim, mapping the rom to 0x2000000 instead of 0x00000000, but it's working  fine (so with nothing mapped to 0x00000000)13:52
*** _whitelogger has quit IRC13:58
*** _whitelogger has joined #litex14:01
mithro_florent_: Will try and a more reproducible result14:36
xobsmithro: the UARTStub is just a bunch of CSRs that don't actually do anything: https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/uart.py#L226-L24315:32
tpbTitle: litex/uart.py at master · enjoy-digital/litex · GitHub (at github.com)15:32
xobsI suppose you could wrap it in a UARTMutliplexer, but your idea is kind of my idea behind the Messible https://github.com/betrusted-io/betrusted-soc/blob/master/gateware/messible.py15:33
tpbTitle: betrusted-soc/messible.py at master · betrusted-io/betrusted-soc · GitHub (at github.com)15:33
mithroxobs: I was sure there was a version of the UART which was just two FIFOs for buffering -- _florent_ am I imagining things?15:41
rvenseum, so right now it looks like vexriscv is just ignoring jump instructions16:07
rvensei'm guessing there's something we're overlooking..16:08
xobsrvense: Is it executing from SPI?16:15
rvenseyeah16:15
rvensehttps://rven.se/pile/gdb1.txt16:15
xobsrvense: Do you have the base.py available anywhere?16:16
rvensehttps://rven.se/pile/base.py16:18
xobsMaybe your SPI Flash isn't the correct endianness?16:19
xobshttps://github.com/im-tomu/foboot/blob/master/hw/foboot-bitstream.py#L21216:19
tpbTitle: foboot/foboot-bitstream.py at master · im-tomu/foboot · GitHub (at github.com)16:19
rvensei don't know that, no16:20
xobsAdd `endianness="little"` to it, if you're using aVex16:21
rvensefacedesk16:27
xobsThat one took me a while to figure out, too.16:33
rvenseit's still not working right though16:36
xobsWhat's your spiflash_read_dummy_bits set to? Try `6` or `4`.16:45
rvenseit's set to 816:56
rvensechanging it seems to break things even more17:03
xobsrvense: I added some example of how to use the wishbone bridge to debug at https://github.com/xobs/wishbone-utils/#debugging-using-the-bridge18:29
tpbTitle: GitHub - xobs/wishbone-utils: Utilities for working with a Wishbone bridge (at github.com)18:29
_florent_mithro, xobs: the default UART is composed of: CSRs + Tx/Rx FIFO + Tx/Rx RS232 PHY, but the PHY can be replaced by something else or just removed).20:29
futarisIRCcloudhttps://github.com/pdp7/talks/blob/master/oshw-linux-36c3.pdf / http://streaming.media.ccc.de/36c3/relive/1054923:43
tpbTitle: talks/oshw-linux-36c3.pdf at master · pdp7/talks · GitHub (at github.com)23:43

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!