| *** tpb has joined #litex | 00:00 | |
| *** Dolu has joined #litex | 01:08 | |
| *** rohitksingh has joined #litex | 02:18 | |
| *** rohitksingh has quit IRC | 02:22 | |
| *** rohitksingh has joined #litex | 03:17 | |
| *** rohitksingh has quit IRC | 06:06 | |
| *** rohitksingh has joined #litex | 06:14 | |
| *** rohitksingh has quit IRC | 07:01 | |
| xobs | A bit of a historical question: Does anyone know why the litex vexriscv doesn't use standard CSR numbers for things like MIP and MIE? https://github.com/enjoy-digital/VexRiscv-verilog/blob/master/src/main/scala/vexriscv/GenCoreDefault.scala#L208 | 09:54 |
|---|---|---|
| tpb | Title: VexRiscv-verilog/GenCoreDefault.scala at master · enjoy-digital/VexRiscv-verilog · GitHub (at github.com) | 09:54 |
| daveshah | At least historically I don't think it was compliant as it wasn't a standard PLIC | 09:56 |
| xobs | Hmm... I guess the real question I have is: Should I change it back in my designs (i.e. is it compliant now)? | 09:57 |
| xobs | I'm working on Rust support, and I have a forked version of `riscv` that adds `vmim`, `vmip`, `vdci`, `vsim`, and `vsip` calls. | 09:58 |
| daveshah | I haven't followed VexRiscv enough to know | 10:00 |
| *** Dolu has quit IRC | 11:34 | |
| *** rohitksingh has joined #litex | 12:04 | |
| *** rohitksingh has quit IRC | 15:09 | |
| *** Dolu has joined #litex | 16:49 | |
| *** rohitksingh has joined #litex | 17:05 | |
| *** rohitksingh has quit IRC | 17:14 | |
| *** rvense has joined #litex | 17:44 | |
| rvense | _florent_: i'm havingg trouble getting a working cpu with litex-buildenv for my lattice hx8k evb. the cpu and wishbon bus just lock up. i've been with tim and xobs for a few hours at ccc, and they think it's related to a change you made with how memory regions are set up. | 17:48 |
| _florent_ | rvense: can you share the target file of give a link to it? | 19:14 |
| rvense | i just followed https://github.com/timvideos/litex-buildenv/wiki/HowTo-FuPy-on-iCE40-Boards | 19:20 |
| tpb | Title: HowTo FuPy on iCE40 Boards · timvideos/litex-buildenv Wiki · GitHub (at github.com) | 19:20 |
| rvense | so https://github.com/timvideos/litex-buildenv/blob/master/targets/ice40_hx8k_b_evn/base.py | 19:20 |
| tpb | Title: litex-buildenv/base.py at master · timvideos/litex-buildenv · GitHub (at github.com) | 19:20 |
| mithro | _florent_: we have discovered that it is happening because nothing is mapped to address 0 | 19:21 |
| rvense | commit 96ab220b0f60e3d509ca0a66dcfb81676ef294d9 produced a working image | 19:22 |
| _florent_ | mithro, rvense: ok, i'll look at that | 20:22 |
| *** _whitelogger has quit IRC | 21:13 | |
| *** _whitelogger has joined #litex | 21:16 | |
| futarisIRCcloud | https://twitter.com/pdp7/status/1210885427336495104?s=19 | 23:46 |
| futarisIRCcloud | QwertyEmbedded: All I had to do was sleep. | 23:47 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!