Sunday, 2019-08-25

*** tpb has joined #litex00:00
*** rohitksingh_ has joined #litex05:02
*** rohitksingh has quit IRC05:04
*** rohitksingh_ has quit IRC07:42
*** goran-mahovlic_ has joined #litex18:37
goran-mahovlic_Hi to all, I have managed to build LiteX for ULX3S with 64Mb SDRAM but it stops at --========== Booting Linux =============--18:38
goran-mahovlic_I do not know what could I try to do to get start linux18:38
goran-mahovlic_memtest seams to report OK18:41
goran-mahovlic_https://twitter.com/RadionaOrg/status/116567190368149504018:41
*** rohitksingh has joined #litex18:55
goran-mahovlic_on older board we got to here:19:47
goran-mahovlic_[  297.743313] Run /init as init process19:47
goran-mahovlic_mount: mounting tmpfs on /dev/shm failed: Invalid argument19:47
goran-mahovlic_mount: mounting tmpfs on /tmp failed: Invalid argument19:47
goran-mahovlic_mount: mounting tmpfs on /run failed: Invalid argument19:47
goran-mahovlic_Starting syslogd: OK19:47
goran-mahovlic_Starting klogd:19:47
_florent_Hi goran-mahovlic_19:52
_florent_are you using the same linux images?19:53
_florent_(it should work)19:53
_florent_sorry have to go, i'll have more time to answer tomorrow19:56
*** CarlFK has quit IRC20:01
goran-mahovlic_ok no hurry20:08
goran-mahovlic_yes, same linux images on different boards (that actually have same hardware)20:09
goran-mahovlic_85F and 64Mb SDRAM20:09
goran-mahovlic_daveshah what module for RMII should I use20:14
goran-mahovlic_on VERSA I see 4 TX and RX lines on PMOD that I have areo nly 220:16
goran-mahovlic_On one board that did not work I have changed 64Mb to 32Mb and now I am loading to check will it work20:19
goran-mahovlic_memtest is ok now it is loading  image20:19
goran-mahovlic_ok for eth probably I need to use this module LiteEthPHYRMII20:26
*** CarlFK has joined #litex20:30
goran-mahovlic_EMARD booted one after some time20:38
*** rohitksingh has quit IRC21:11
goran-mahovlic_hmm on PMOD i do not know where this is  Subsignal("ref_clk", Pins("D5")),21:16
goran-mahovlic_for RMII21:16
*** freemint has joined #litex21:33
*** rohitksingh has joined #litex22:07
goran-mahovlic_did not get it work :)   I am probably missing something -- if I run netboot I get command not found22:15
goran-mahovlic_I probably did not enable something22:15
daveshahgoran-mahovlic_: have you changed serial here https://github.com/litex-hub/linux-on-litex-vexriscv/blob/master/make.py#L145 to serial+ethernet?22:21
tpbTitle: linux-on-litex-vexriscv/make.py at master · litex-hub/linux-on-litex-vexriscv · GitHub (at github.com)22:21
goran-mahovlic_nop :) will do now22:27
daveshahYou also need to add Ethernet to the target22:27
daveshahSimilar to the Versa EthernetSoC22:27
goran-mahovlic_I did that -- copy pasted from other targer22:27
daveshahRight, you'll need to change BaseSoC to EthernetSoC on that line too then22:28
goran-mahovlic_I have used this as a reference but needed to remove this line22:31
goran-mahovlic_https://github.com/enjoy-digital/litex/blob/master/litex/boards/targets/nexys4ddr.py#L4522:31
tpbTitle: litex/nexys4ddr.py at master · enjoy-digital/litex · GitHub (at github.com)22:31
goran-mahovlic_is it normal that it takes minutes to pass -========== Booting Linux =============--22:33
goran-mahovlic_I still did not see that it is passing that line, but emard told me that he waited for a while and then it continued to load22:34
daveshahNo, don't think it's more than a second before the first kernel message (on hardware anyway, sim might be slower)22:34
goran-mahovlic_hmm he booted I think 30 mins22:34
daveshahUnless something has broken in the recent build, or is acting up on the ULX3S for some reason22:34
goran-mahovlic_yup, that could be the reason22:34
goran-mahovlic_tnx David will test rest tomorrow and will rebuild with ethernet to check22:35
goran-mahovlic_one more question I have added SD card to target should I enable it some ware in make22:36
goran-mahovlic_adding ethernet to make did not help -- will try tomorrow still complains22:44
goran-mahovlic_--========= Peripherals init ===========--22:44
goran-mahovlic_Initializing SDRAM...22:44
goran-mahovlic_SDRAM now under hardware control22:44
goran-mahovlic_Memtest OK22:44
goran-mahovlic_--========== Boot sequence =============--22:44
goran-mahovlic_Booting from serial...22:44
goran-mahovlic_Press Q or ESC to abort boot completely.22:44
goran-mahovlic_sL5DdSMmkekro22:44
goran-mahovlic_Timeout22:44
goran-mahovlic_No boot medium found22:44
goran-mahovlic_--============= Console ================--22:44
goran-mahovlic_litex> netboot22:44
goran-mahovlic_Command not found22:44
goran-mahovlic_litex>22:44
daveshahAre you sure you've added the Wishbone slave, CSR, memory region and interrupts for the MAC?22:50
daveshahhttps://github.com/enjoy-digital/litex/blob/master/litex/boards/targets/versa_ecp5.py#L11822:50
tpbTitle: litex/versa_ecp5.py at master · enjoy-digital/litex · GitHub (at github.com)22:50
*** rohitksingh has quit IRC23:25
*** futarisIRCcloud has joined #litex23:29
*** rohitksingh has joined #litex23:33

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!