Wednesday, 2019-06-19

*** tpb has joined #litex00:00
*** tweakoz has joined #litex03:10
*** rohitksingh_work has joined #litex04:55
*** ambro718 has quit IRC07:05
*** rohitksingh_work has quit IRC07:46
*** rohitksingh_work has joined #litex08:05
*** rohitksingh_work has quit IRC08:05
DolufutarisIRCcloud : https://www.mouser.ch/ProductDetail/Microchip-Technology-Atmel/ATWILC1000-MR110PB?qs=sGAEpiMZZMvNM%2Fd3q5fCVwZXj9etamV0iIjiArIcS%2FA=  https://www.mouser.ch/ProductDetail/WIZnet/WIZ550io?qs=%2Fha2pyFadugKvUYGUvyio4zRdrfIj6Czg52guwTUL2E%3D https://www.mouser.ch/ProductDetail/Olimex-Ltd/ENC28J60-H?qs=sGAEpiMZZMuHH5xdpIBT%252BZAthlBATCnMXU1cVSxuqBY%3D  https://www.mouser.ch/ProductDetail/Gravitech/USBHOST-4NANO?qs=%2Fha2pyFadujS5gErdC%252B2hKDL2XF09:03
DoluiZPjvzrEiH0lXWEc%3D09:03
DoluLast link cuted : https://www.mouser.ch/ProductDetail/Gravitech/USBHOST-4NANO?qs=%2Fha2pyFadujS5gErdC%252B2hKDL2XFiZPjvzrEiH0lXWEc%3D09:03
DoluIt is very likely possible to get equivalent modules for much cheaper somewhere else09:04
futarisIRCcloudAhhh. MAX3421E. I think I've seen similar modules on eBay for a little less.09:20
Doluright, mouser isn't probably the best place to get breakout / modules10:56
*** tweakoz has quit IRC11:51
*** Dolu has quit IRC13:36
*** Dolu has joined #litex15:08
*** ambro718 has joined #litex15:45
*** RedMercury has joined #litex16:12
RedMercuryHow are extra connectors supposed to work?  I see _connectors being passed through to the Platform object and into the constraint_manager->connector_manager, but I don't see any examples of actually using the pins defined in a connector16:13
RedMercuryI've got a 1bitsquared hdmi board I want to try out with litevideo attached to my arty16:13
keesjRedMercury: what I have seen used is this construct https://github.com/enjoy-digital/litesdcard/blob/master/examples/arty.py#L3216:34
tpbTitle: litesdcard/arty.py at master · enjoy-digital/litesdcard · GitHub (at github.com)16:34
keesje.g. define some pins and call https://github.com/enjoy-digital/litesdcard/blob/master/examples/arty.py#L8716:34
tpbTitle: litesdcard/arty.py at master · enjoy-digital/litesdcard · GitHub (at github.com)16:34
felix__florent__: is there a reason why the instructions how to build the lm32 cross compiler got removed from the litex readme? had to dig that out from the git history to set that up on my current machine16:51
*** Dolu has quit IRC17:08
ambro718_florent__: Hey, did you get a chance to look at my DMA code?17:08
ambro718You said something about preparing a test bench :)17:09
*** Dolu has joined #litex17:54
_florent__felix_: i wanted to simplify things, vexriscv is now the default cpu and the toolchain can be downloaded easily17:56
_florent__ambro718: yes sorry, you can look at the tests in https://github.com/enjoy-digital/litex/tree/master/test to see how to simulate a module18:02
tpbTitle: litex/test at master · enjoy-digital/litex · GitHub (at github.com)18:02
_florent__ambro718: there are also liteeth tests in https://github.com/enjoy-digital/liteeth/tree/master/test18:03
tpbTitle: liteeth/test at master · enjoy-digital/liteeth · GitHub (at github.com)18:03
ambro718ok thanks18:04
_florent__ambro718: for your case, the idea would be to have two test benches, one for TX, one for RX18:04
ambro718_florent__: just the DMA components, without covering the integration with the MAC?18:04
_florent__for RX, you will generate a stream with a generator, like this for example: https://github.com/enjoy-digital/litex/blob/master/test/test_gearbox.py#L918:05
tpbTitle: litex/test_gearbox.py at master · enjoy-digital/litex · GitHub (at github.com)18:05
_florent__and you will have a checker that will verify the wishbone accesses18:05
ambro718What would simulate the CPU which sets up the buffer descriptors in memory and does other interesting things with the DMA?18:06
ambro718(reads and writes CSRs)18:06
_florent__you can also have a generator in the testbench for that18:07
_florent__for example: https://github.com/enjoy-digital/liteeth/blob/master/test/test_mac_wishbone.py#L1418:08
tpbTitle: liteeth/test_mac_wishbone.py at master · enjoy-digital/liteeth · GitHub (at github.com)18:08
_florent__https://github.com/enjoy-digital/liteeth/blob/master/test/test_mac_wishbone.py#L9718:08
tpbTitle: liteeth/test_mac_wishbone.py at master · enjoy-digital/liteeth · GitHub (at github.com)18:08
_florent__https://github.com/enjoy-digital/liteeth/blob/master/test/test_mac_wishbone.py#L11618:08
tpbTitle: liteeth/test_mac_wishbone.py at master · enjoy-digital/liteeth · GitHub (at github.com)18:08
ambro718How about read/write CSRs?18:09
_florent__https://github.com/enjoy-digital/litex/blob/master/test/test_csr.py18:11
tpbTitle: litex/test_csr.py at master · enjoy-digital/litex · GitHub (at github.com)18:11
ambro718Thanks, I'll go making something.18:11
felix__florent__: ok. would still be useful to have that somewhere, but yeah it doesn't have to be in the main readme, since it's no longer the default being used18:19
RedMercurythanks tpb!18:20
RedMercuryerr, keesj18:20
_florent__felix_: yes i agree, i'll make sure it's explained in a doc or wiki18:54
felix_thx!19:01
xobs_florent__: could you please merge #2 in litex-boards? I think it's still unmerged21:24
*** ambro718 has quit IRC21:45
*** tweakoz has joined #litex23:28

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!