| *** tpb has joined #litex | 00:00 | |
| *** futarisIRCcloud has quit IRC | 07:56 | |
| *** futarisIRCcloud has joined #litex | 07:57 | |
| *** futarisIRCcloud has quit IRC | 12:26 | |
| *** futarisIRCcloud has joined #litex | 12:57 | |
| somlo | So I'm stuck traveling without access to my FPGA dev boards; what's the closest way to simulate (e.g., with verilator) a SoC similar to what one would get by building litex/boards/targets/versa_ecp5.py or nexys4ddr.py, with e.g., "--cpu-type vexriscv"? | 15:35 |
|---|---|---|
| *** futarisIRCcloud has quit IRC | 15:36 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!