*** tpb has joined #litex | 00:00 | |
*** futarisIRCcloud has joined #litex | 00:12 | |
keesj | lo | 06:39 |
---|---|---|
keesj | does platform.request remove the resource from the resource list? (e.g. I can't call platform.request("clk100") twice? | 06:50 |
_florent_ | keesj: hi, have you been able to get your litescope design working? | 09:09 |
_florent_ | keesj: indeed, platform.request will remove it from the resource list, but you can do platform.lookup_request("clk100") | 09:09 |
_florent_ | keesj: to have access to the ressource that was already requested | 09:10 |
keesj | I have it working but the code ain't very nice https://paste.ubuntu.com/p/RHmWQ5wP58/ | 09:12 |
tpb | Title: Ubuntu Pastebin (at paste.ubuntu.com) | 09:12 |
keesj | specially starting line 87 (messing around createing the csr and analyzer csv) | 09:13 |
keesj | The thing is that I want to start using the input serdes2 (and clock my signals on an external differntial input clock) | 09:15 |
keesj | I want to snoop the ddr clock and we,car,ras and cs line of a memory chip running at 500 ish Mhz | 09:16 |
keesj | hence I have been looking at the litedram controller and the liteiclink | 09:18 |
keesj | it is all an impressive amount of code but I hope iserdes2 + scope is a good start. | 09:19 |
keesj | or perhaps https://github.com/enjoy-digital/liteiclink/blob/master/sim/serwb.py | 09:22 |
tpb | Title: liteiclink/serwb.py at master · enjoy-digital/liteiclink · GitHub (at github.com) | 09:22 |
_florent_ | keesj: as a first step, getting the capture working and hook that up to litescope if a first good step yes | 09:27 |
_florent_ | keesj: once you'll have that working, if you need more capture depth, you will have different possibilities | 09:28 |
_florent_ | keesj: buffering in DRAM, outputing over ethernet, ... | 09:29 |
_florent_ | a good start for you PHY would be to reuse the ISERDESE2 that is used for the DQ in litedram/s7ddrphy | 09:31 |
_florent_ | make it run continously | 09:31 |
_florent_ | and sample the commands with it | 09:31 |
_florent_ | to sample the data, you will need to use DQS or use the DDR clock and adjust manually some delays | 09:33 |
acathla | "but you can do platform.lookup_request("clk100")" Wow! Is that documented somewhere? | 10:47 |
*** futarisIRCcloud has quit IRC | 11:28 | |
keesj | is there an example of using the connectors (pmod for example?) and .. if I use a differential pair will I need to rename the pin numbers to _p and _n ? | 13:30 |
_florent_ | acathla: not sure it's documented... | 16:45 |
_florent_ | keesj: here is an example using the connector, here we are defining the HPC FMC as a connector: https://github.com/enjoy-digital/litex/blob/master/litex/boards/platforms/kc705.py#L288 | 16:46 |
tpb | Title: litex/kc705.py at master · enjoy-digital/litex · GitHub (at github.com) | 16:46 |
_florent_ | keesj: and using the connector name here: https://github.com/enjoy-digital/litesata/blob/master/examples/platforms/kc705.py#L6 | 16:47 |
tpb | Title: litesata/kc705.py at master · enjoy-digital/litesata · GitHub (at github.com) | 16:47 |
_florent_ | keesj: this should also show you how to use it with a differential pair | 16:48 |
keesj | cool | 17:18 |
keesj | I don't quite yet understand it but coool | 17:29 |
keesj | Ok. so I need to register an exention and give it the new pin mapping and a reference to the connector using the Pins("name:name") | 18:30 |
keesj | is it intentional that litsata is not part of https://github.com/enjoy-digital/litex/blob/master/litex_setup.py#L21 | 19:24 |
tpb | Title: litex/litex_setup.py at master · enjoy-digital/litex · GitHub (at github.com) | 19:24 |
keesj | I think I got it working but I did have to change the syntax of the pmod a little e.g. https://pastebin.com/gR5vZz2N | 20:14 |
tpb | Title: ("pmodb", "E15 E16 D15 C15 J17 J18 K15 J15"), ("pmodc", { "pin - Pastebin.com (at pastebin.com) | 20:14 |
*** futarisIRCcloud has joined #litex | 22:46 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!