| *** tpb <[email protected]> has joined #yosys | 00:00 | |
| *** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 250 seconds) | 03:10 | |
| *** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys | 03:11 | |
| *** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 240 seconds) | 04:57 | |
| *** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys | 04:57 | |
| *** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has joined #yosys | 05:51 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 240 seconds) | 05:52 | |
| tnt | killjoy: I think the opposite. | 06:24 |
|---|---|---|
| tnt | Because in both cases the logic implemented is the same I know that for sure. | 06:24 |
| tnt | But I want to find where the synthisis screwed up and used more LUTs than it should. | 06:24 |
| tnt | LEC will tell me : yeah both circuit implement the same logic ... which is of no help to me. I need it to tell me "there is 2 LUT4s between those two FF in that circuit and only 1 LUT4 in that other circuit". | 06:25 |
| *** FabM <[email protected]> has joined #yosys | 06:37 | |
| *** koorogi <koorogi!koorogi@user/koorogi> has quit IRC (Ping timeout: 240 seconds) | 06:41 | |
| *** koorogi <koorogi!~koorogi@user/koorogi> has joined #yosys | 06:42 | |
| *** emeb_mac <[email protected]> has quit IRC (Quit: Leaving.) | 06:59 | |
| *** vidbina <[email protected]> has joined #yosys | 08:41 | |
| *** vidbina <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 09:00 | |
| *** vidbina <[email protected]> has joined #yosys | 09:13 | |
| *** z0ttel <z0ttel!~quassel@2001:638:208:4808:32d0:42ff:fe3c:c1f2> has joined #yosys | 10:02 | |
| *** z0ttel <z0ttel!~quassel@2001:638:208:4808:32d0:42ff:fe3c:c1f2> has quit IRC (Client Quit) | 10:03 | |
| *** z0ttel <z0ttel!~z0ttel@2001:638:208:4808:32d0:42ff:fe3c:c1f2> has joined #yosys | 10:03 | |
| *** z0ttel <z0ttel!~z0ttel@2001:638:208:4808:32d0:42ff:fe3c:c1f2> has quit IRC (Ping timeout: 250 seconds) | 10:13 | |
| *** z0ttel <z0ttel!~z0ttel@2001:638:208:fd5a:de41:a9ff:fe9f:76d0> has joined #yosys | 10:13 | |
| *** z0ttel <z0ttel!~z0ttel@2001:638:208:fd5a:de41:a9ff:fe9f:76d0> has quit IRC (Client Quit) | 10:14 | |
| *** adjtm <adjtm!~adjtm@2a0c:5a80:3a13:df00:86fc:2d84:6644:d92f> has joined #yosys | 11:06 | |
| *** adjtm_ <[email protected]> has joined #yosys | 11:32 | |
| *** vidbina <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 11:33 | |
| *** adjtm <adjtm!~adjtm@2a0c:5a80:3a13:df00:86fc:2d84:6644:d92f> has quit IRC (Ping timeout: 240 seconds) | 11:35 | |
| *** vidbina <[email protected]> has joined #yosys | 12:24 | |
| *** ZipCPU <[email protected]> has quit IRC (Quit: ZNC 1.7.5+deb4 - https://znc.in) | 13:22 | |
| *** ZipCPU <[email protected]> has joined #yosys | 13:28 | |
| killjoy | Conformal LEC had a comparitive viewer you could see those differences with. Yes, it would tell you the circuits were equivalent, but you could also just browse things. | 14:05 |
| mwk | hm, some structural equivalence thing *would* be useful in yosys; I've often wanted this for test purposes to assert that something got synthesized in a particular way and not just an an equivalent way | 14:15 |
| *** emeb <[email protected]> has joined #yosys | 14:17 | |
| mwk | eg. writing testcases for IO buffer insertion is currently non-trivial and involves a lot of select -assert-count calls instead of a single "check these two circuits are equivalent" call | 14:17 |
| tnt | mwk: yeah, that's pretty much exactly what I want to do :) I also need to get better at the select syntax to make show more useful and filter just what I want to see. | 14:17 |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 14:57 | |
| *** ZipCPU <[email protected]> has quit IRC (Quit: ZNC 1.7.5+deb4 - https://znc.in) | 15:34 | |
| *** ZipCPU <[email protected]> has joined #yosys | 15:39 | |
| *** z0ttel <z0ttel!~z0ttel@2001:638:208:fd5a:de41:a9ff:fe9f:76d0> has joined #yosys | 15:48 | |
| killjoy | I'm trying to remember how this thing went. | 15:53 |
| *** gsmecher <[email protected]> has joined #yosys | 15:55 | |
| killjoy | I remember opening a menu and selecting a cell from one of the designs, then it would open a new window with a split down the middle, where design A would be on the left and design B would be on the right. The cell/module I had selected would be shown as a box with it's IO's on both sides. Conformal was pretty good at trying not to overwhelm you right away, which is very easy to do when looking at a | 15:55 |
| killjoy | schematic of a netlist. You could then select a pin and say "open fan-in/fan-out" and it would open it up until it hit the next module boundary. | 15:55 |
| killjoy | If you wanted to open the module you selected you just had to double-click it and it would expand it out and show you everything inside. | 15:56 |
| killjoy | The issue was always trying to poke around without the design blowing up in your face and bogging your machine and ram down. | 15:56 |
| killjoy | Also overwhelming you with massive amounts of gates. | 15:57 |
| killjoy | It would be awesome if something like this existed in the FOSS world, I don't think it does though. | 15:57 |
| killjoy | This comparative schematic viewer was used by Conformal to highlight differences between design A and design B, because it would attempt to only show you the parts of the schematics that didn't match up on each side, but you could just browse around in it too. | 15:59 |
| killjoy | I remember the first time seeing it was because the design engineer had accidentally instantiated a new module in a ddr4 controller and forgot to hook up the dft pins and left them hanging, so I was getting non-equivalencies in LEC from the RTL to the synthesized netlist. | 16:03 |
| killjoy | Since synthesis tied them low. | 16:03 |
| *** vidbina <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 16:22 | |
| *** emeb_mac <[email protected]> has joined #yosys | 16:23 | |
| *** vidbina <[email protected]> has joined #yosys | 19:59 | |
| *** esden_ <[email protected]> has joined #yosys | 20:58 | |
| *** tucanae47__ <[email protected]> has joined #yosys | 20:58 | |
| *** tux3_ <tux3_!~tux3@user/tux3> has joined #yosys | 21:00 | |
| *** vidbina <[email protected]> has quit IRC (Ping timeout: 250 seconds) | 21:00 | |
| *** esden <[email protected]> has quit IRC (Ping timeout: 276 seconds) | 21:01 | |
| *** tucanae47_ <[email protected]> has quit IRC (Ping timeout: 276 seconds) | 21:01 | |
| *** tux3 <tux3!~tux3@user/tux3> has quit IRC (Ping timeout: 276 seconds) | 21:01 | |
| *** gruetzkopf <gruetzkopf!~quassel@wireguard/tunneler/gruetzkopf> has quit IRC (Quit: No Ping reply in 180 seconds.) | 21:01 | |
| *** tucanae47__ is now known as tucanae47_ | 21:01 | |
| *** esden_ is now known as esden | 21:01 | |
| *** gruetzkopf <gruetzkopf!~quassel@wireguard/tunneler/gruetzkopf> has joined #yosys | 21:01 | |
| *** emeb <[email protected]> has quit IRC (Quit: Leaving.) | 21:42 | |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:2abf:c8f8:8aa3:41d7> has joined #yosys | 22:41 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!