Wednesday, 2023-09-06

*** tpb <[email protected]> has joined #litex00:00
*** lexano <[email protected]> has quit IRC (Ping timeout: 246 seconds)00:00
*** unkraut <[email protected]> has quit IRC (*.net *.split)00:29
*** acathla_ <[email protected]> has quit IRC (*.net *.split)00:29
*** RaYmAn <[email protected]> has quit IRC (*.net *.split)00:29
*** RaYmAn <[email protected]> has joined #litex00:29
*** unkraut <[email protected]> has joined #litex00:29
*** acathla <[email protected]> has joined #litex00:30
*** Degi <[email protected]> has quit IRC (Ping timeout: 245 seconds)01:08
*** Degi <[email protected]> has joined #litex01:08
*** sakman_ is now known as sakman02:29
*** sakman_ <[email protected]> has joined #litex02:32
*** sakman <[email protected]> has quit IRC (Ping timeout: 255 seconds)02:35
MoeIcenowy_florent_: maybe the reset signal should be synced to oscillator clk domain?04:16
*** embargo <embargo!embargo@user/embargo> has quit IRC (Remote host closed the connection)05:22
*** embargo <embargo!embargo@user/embargo> has joined #litex05:23
*** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #litex05:30
_florent_MoeIcenowy: Sorry, I haven't looked at it closely for now, but this is something working on other PLL wrappers (at least Xilinx, Lattice).06:15
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)06:53
*** TMM_ <[email protected]> has joined #litex06:53
*** somlo_ <[email protected]> has joined #litex09:15
*** somlo <[email protected]> has quit IRC (Remote host closed the connection)09:16
*** buringman42 <[email protected]> has joined #litex09:32
*** buringman42 <[email protected]> has quit IRC (Quit: Quit)10:02
*** sakman_ is now known as sakman10:30
*** somlo_ is now known as somlo10:46
*** lexano <[email protected]> has joined #litex13:21
*** sakman <[email protected]> has quit IRC (Ping timeout: 258 seconds)13:26
*** Guest67 <Guest67!~Guest67@2602:feda:30:ae86:c0ac:d7ff:fee5:f3fe> has joined #litex13:43
*** Guest67 <Guest67!~Guest67@2602:feda:30:ae86:c0ac:d7ff:fee5:f3fe> has quit IRC (Client Quit)13:44
*** Guest24 <[email protected]> has joined #litex15:55
*** Guest24 <[email protected]> has quit IRC (Client Quit)15:55
*** so-offish <so-offish!~so-offish@2610:148:610:2b10::4d> has joined #litex16:27
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 258 seconds)18:36
*** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a540-c092-0-2b80-7ed6-bd7a-3697.ipv6dyn.netcologne.de> has joined #litex18:48
josuahsomeone I am working with got the Verilog export working! With a few manual edits on the exported varilog though, which I am currently integrating into LiteX so that the out-of-the-box .v works19:24
_florent_josuah: In fact, the different generator in LiteX (litex_periph_gen/litex_soc_gen) and in the cores (litedram_gen, litepcie_gen, etc...) also have these purpose. As soon as you integrate non trivial cores, you need to specialize the logic/primitives, so it's generally better to generate for a specific vendor/flow.20:30
*** sakman <[email protected]> has joined #litex20:36
josuah_florent_: this might have been a better way to go, if only I was not so stubborn ^_^'20:51
josuahthank you for pinging me back about it20:51
josuahwe might have been lucky in the cores we had to play with20:53
josuahanything using a SERDES might be striked out of the generic export20:54
*** lexano <[email protected]> has quit IRC (Ping timeout: 246 seconds)22:52
josuahthis is also the decision of the client, and while I am glad to show the various experiments we do in the form of [RFC] pull-requests...22:57
josuah... I hope this does not interfer with the ongoing work, there is much to do, such as the Amaranth compat layer back-end22:58
*** so-offish <so-offish!~so-offish@2610:148:610:2b10::4d> has quit IRC (Ping timeout: 246 seconds)23:35

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!