Friday, 2023-05-19

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex00:33
*** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds)00:33
*** Degi_ is now known as Degi00:33
*** so-offishul <[email protected]> has joined #litex00:34
*** so-offish <so-offish!~so-offish@2610:148:610:2b11::17> has quit IRC (Ping timeout: 240 seconds)00:36
*** so-offish1 <so-offish1!~so-offish@2610:148:610:2b11::17> has joined #litex00:47
*** so-offishul <[email protected]> has quit IRC (Ping timeout: 268 seconds)00:51
*** so-offish <so-offish!~so-offish@2610:148:610:2b11::17> has joined #litex00:51
*** so-offish1 <so-offish1!~so-offish@2610:148:610:2b11::17> has quit IRC (Ping timeout: 246 seconds)00:54
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:cc09:34c3:7b50:cf94> has joined #litex00:55
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:cc09:34c3:7b50:cf94> has quit IRC (Read error: Connection reset by peer)00:55
*** cr1901_ is now known as cr190100:56
amstanthat's it, i made my own pyverilator! I called it pyrilator, lol01:35
amstanit looks at the h file verilator produces for a module, finds the ports, creates a cpp file with extern c containing setters and getters for all the ports, and also a way to run eval()01:36
amstanthen it uses python's cffi to call it01:36
amstannow i can do instance = pyrilate("mymodule.sv")(); instance.clk=1; instance.eval()01:37
amstanlet me know if i wasted my couple of hours and there was a better option, the commit message and doc is pretty detailed: https://github.com/amstan/qoa-fpga/commit/07f7168740c8c6443202296f175ff2b31a26dbe803:14
*** dark_star_2 <[email protected]> has quit IRC (Ping timeout: 264 seconds)04:28
*** dark_star <[email protected]> has joined #litex04:30
*** dark_star_1 <[email protected]> has joined #litex04:33
*** dark_star <[email protected]> has quit IRC (Ping timeout: 240 seconds)04:35
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)06:30
*** TMM_ <[email protected]> has joined #litex06:31
*** hrberg <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)06:34
*** hrberg <[email protected]> has joined #litex06:35
*** shorne <[email protected]> has quit IRC (Read error: Connection reset by peer)08:22
*** Guest18 <[email protected]> has joined #litex11:02
*** Guest18 <[email protected]> has quit IRC (Quit: Client closed)11:44
*** somlo <[email protected]> has quit IRC (Ping timeout: 240 seconds)14:10
*** somlo <[email protected]> has joined #litex14:12
*** so-offishul <[email protected]> has joined #litex15:10
*** so-offish <so-offish!~so-offish@2610:148:610:2b11::17> has quit IRC (Ping timeout: 240 seconds)15:13
*** so-offish1 <so-offish1!~so-offish@2610:148:610:2b11::10> has joined #litex15:20
*** so-offishul <[email protected]> has quit IRC (Ping timeout: 268 seconds)15:23
*** Hammdist <[email protected]> has joined #litex15:38
Hammdistso I'm trying litedram for the first time. I got a successful boot on versa-5g board. however, the memory speed is unimpressive at 21.2MiB/s read and 29.2MiB/s write. is memspeed showing the maximum throughput of the controller or is it doing software writes or what?15:39
tntThe thing displayed at boot is just software soft-core doing read/write in a loop ...15:40
Hammdisthere is a paste of the bios boot screen https://paste.ee/p/OTlF715:40
tpbTitle: Paste.ee - View paste OTlF7 (at paste.ee)15:40
Hammdistso it should be possible to get better performance using a native port, with pipeline perhaps?15:41
tntyes.15:41
tntYou can actaully enable the built in memory test in the controller and then the bios should have commands to execute a "hw level" benchmark IIRC.15:42
*** Hammdist <[email protected]> has quit IRC (Quit: Client closed)17:06
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)18:25
*** TMM_ <[email protected]> has joined #litex18:25
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:cc09:34c3:7b50:cf94> has quit IRC (Read error: Connection reset by peer)22:09
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:4859:6504:4f22:af6f> has joined #litex22:16

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!