Wednesday, 2022-08-10

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex01:01
*** Degi <[email protected]> has quit IRC (Ping timeout: 252 seconds)01:02
*** Degi_ is now known as Degi01:02
*** cr1901 <[email protected]:8d:8600:911:51bf:55b8:130d:9c5> has joined #litex01:21
*** FabM <[email protected]:d604:103:600:dc2:38ee:85b2:73d7> has joined #litex05:34
*** Hung <[email protected]> has joined #litex05:53
*** Hung <[email protected]> has quit IRC (Client Quit)05:53
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)06:37
*** TMM_ <[email protected]> has joined #litex06:37
*** geertu <[email protected]> has joined #litex08:27
*** agnb[m] <agnb[m][email protected]:470:69fc:105::2:443e> has quit IRC (Quit: You have been kicked for being idle)09:00
*** ilia__s05 <[email protected]> has quit IRC (Ping timeout: 268 seconds)10:06
*** ilia__s05 <[email protected]> has joined #litex10:33
*** davebee <[email protected]-2-0-cust29.19-3.cable.virginm.net> has joined #litex12:51
davebeeI'm trying to add a LiteDRAMDMAReader to a DRAM on a vexriscv CPU. The DRAM is currently on the wishbone bus and has an 8k l2 cache. Not sure how to go about adding it and not sure what problem might be caused by the cache. Are there ways of invalidating the cache after a DMA write?13:07
davebeeCan I just do sdram.crossbar.get_port() to get a port on the dram? Is this all I need to pass to the  LiteDRAMDMAReader?13:14
davebeeLooking good so far. Just need to wire the source up. Sorry I've been talking out loud.14:12
*** davebee <[email protected]> has quit IRC (Quit: Leaving)15:06
*** FabM <[email protected]/team/FabM> has quit IRC (Quit: Leaving)15:08
*** pbsds <[email protected]> has quit IRC (Quit: The Lounge - https://thelounge.chat)20:30
*** pbsds <[email protected]> has joined #litex20:33
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)20:42
*** TMM_ <[email protected]> has joined #litex20:42
*** pbsds <[email protected]> has quit IRC (Ping timeout: 268 seconds)22:33
*** indy <[email protected]> has quit IRC (Ping timeout: 268 seconds)22:55
*** pbsds <[email protected]> has joined #litex23:09
*** indy <[email protected]> has joined #litex23:23

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!