Saturday, 2022-07-02

*** tpb <[email protected]> has joined #litex00:00
*** indy <[email protected]> has joined #litex00:04
cr1901pepijndevos[m]: This might be a silly q, and I'm sorry if it is, but... what's the context of needing a phase shift here: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/trenz_tec0117.py#L10001:00
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)01:20
*** Emantor <[email protected]> has joined #litex01:20
*** Degi_ <[email protected]> has joined #litex02:19
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds)02:20
*** Degi_ is now known as Degi02:20
jevinskie[m]OK, halfway done with the icarus verilog support. Now I need to add the VPI<>Verilator shim magic, which I can at least reuse for questa as well. https://github.com/enjoy-digital/litex/compare/5240bf04bec27aca293699c053b8e1c070a1d238...jevinskie:litex:jev/usbstream-usbbone/main03:43
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)04:43
*** Emantor <[email protected]> has joined #litex04:46
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 276 seconds)05:23
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex05:28
pepijndevos[m]<cr1901> "pepijndevos: This might be a..." <- I uh have no idea05:28
cr1901pepijndevos[m]: Your name is at the top of the file, so I thought you might know :P05:30
cr1901Oh, oops... blame says _florent_ added that line05:30
cr1901My mistake05:30
pepijndevos[m]Yea i started it but didn't do the pll part05:42
*** rowang077[m] <rowang077[m]!~rowang077@2001:470:69fc:105::1:ca9f> has quit IRC (Quit: You have been kicked for being idle)09:00
*** minute <[email protected]> has quit IRC (Quit: WeeChat 2.8)09:36
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Read error: Connection reset by peer)09:56
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex09:57
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)11:15
*** TMM_ <[email protected]> has joined #litex11:15
jevinskie[m]Ok, finally figured out baby’s first VPI module. Strangely I couldn’t find a “hello world” vpi example that just dumps a signal when it changes. https://github.com/jevinskie/litex-alternative-sims/blob/main/serial2tcp_bare/serial2tcp.c18:36
*** shenki <[email protected]> has quit IRC (Ping timeout: 248 seconds)18:40
*** acathla <[email protected]> has quit IRC (Ping timeout: 246 seconds)19:53

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!