Sunday, 2022-05-08

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex00:11
*** Degi <[email protected]> has quit IRC (Ping timeout: 260 seconds)00:13
*** Degi_ is now known as Degi00:13
xobs[m]You may be right in that there may not be many peripherals for litex in Renode, but I can bang a renode simulated Peripheral together in a few hours, much to the chagrin of bunnie who spends a month trying to get timing closure in verilog. 01:01
xobs[m]I'm not familiar with the framebuffer, though. I feel I should take a look at it if it's broken. 01:02
swetlandsounds like it's just the register interface being out of date and probably simple to fix01:30
swetlandI'm sure if I was familiar with renode it couldn't be more work than qemu.  I was already pretty far along with my qemu port so when renode ended up not "just work"ing out of the box I set it aside for the moment01:46
xobs[m]No worries, like I said, I definitely think more implementations is always better. Let me know if you do want to get it working in the future though. 01:48
swetlandoh I definitely do.  just juggling a bunch of projects02:38
_florent_jevinskie[m]: in fact for we are already using Bitslip in logic (7-Series Bitstlip has weird behavior and it's easier to have Bitslip in logic to share code between the different PHYs) so it will be possible to reuse it on Max10.12:58
*** zjason`` <zjason``[email protected]> has quit IRC (Read error: Connection reset by peer)20:07
*** zjason`` <zjason``[email protected]> has joined #litex20:09
*** subthreshold <subthreshold!~subthresh@2607:f140:8:a000:3d23:77d1:9036:3cd9> has joined #litex22:36
subthresholdHi _florent_! I was wondering if you could help me understand this:https://github.com/m-labs/migen/blob/master/migen/genlib/roundrobin.py22:57
subthresholdIn line 24, the switch list looks like it's constantly being overriden22:57

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!