| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi_ <[email protected]> has joined #litex | 00:40 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 00:42 | |
| *** Degi_ is now known as Degi | 00:42 | |
| shorne | yeah, all of the formal checks are not passing still!, but enough are passing that all actual software tests are passing now | 02:10 |
|---|---|---|
| amstan | alright, time for me to dive into litex with a toy project: https://github.com/amstan/qoi-fpga | 03:25 |
| tpw_rules | amstan: is this your format? is the encoder purely run-length type? | 03:28 |
| amstan | tpw_rules: it's not my project, something i found on hacker news a few weeks ago: https://qoiformat.org/ | 03:28 |
| tpb | Title: QOI — The Quite OK Image Format (at qoiformat.org) | 03:28 |
| amstan | it sounds ideal for an fpga | 03:28 |
| amstan | i already implemented it in verilog and have shimmed (with verilator) the meaty parts in the converter tools the reference came with | 03:29 |
| amstan | tpw_rules: there's a 1 page pdf there for the specification. there's multiple types of "instructions", one is just the literal color, the other is run length, one that does some hashing of a set of previously seen colors, some instructions that do the difference from the previous pixel | 03:34 |
| *** josuah <[email protected]> has quit IRC (Remote host closed the connection) | 08:00 | |
| _florent_ | amstan: nice! I've been very curious about QOI when it came out, also curious to see how simple it can be in an FPGA. If so, this could be really interesting. Happy to play with you with it if you want to integrate your verilog implementation in a LiteX design. | 09:29 |
| *** indy <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 12:13 | |
| *** indy <[email protected]> has joined #litex | 12:14 | |
| *** josuah <[email protected]> has joined #litex | 12:38 | |
| *** josuah <[email protected]> has quit IRC (Quit: WeeChat 3.2.1) | 13:02 | |
| *** josuah <[email protected]> has joined #litex | 13:05 | |
| amstan | _florent_: hello! The verilog implementation was pretty simple: https://github.com/amstan/qoi-fpga/blob/fpga/verilog/qoi_decoder.v | 16:26 |
| amstan | i'm still learning about litex (for example I didn't realize it's common to use verilog with it, instead of all python), so i might be saying weird things | 16:27 |
| *** ilia__s0 <[email protected]> has joined #litex | 16:41 | |
| *** subthreshold <subthreshold!~subthresh@2607:f140:800:1::284> has joined #litex | 20:34 | |
| subthreshold | _florent_ just wanted to ask a quick question - how do we actually instantiate an lpddr4 mem controller | 20:40 |
| subthreshold | it's less clear to me after looking trhough the build option how that's done | 20:41 |
| subthreshold | Also thanks for the help on the last question! Forgot to reply earlier... | 20:44 |
| subthreshold | For example, if we look at sim soc, I can see instantiations of memory model, lpddr4 phy model. However, the controller seems to be absent! | 20:48 |
| *** subthreshold <subthreshold!~subthresh@2607:f140:800:1::284> has quit IRC (Ping timeout: 252 seconds) | 21:20 | |
| *** subthreshold <subthreshold!~subthresh@2607:f140:800:1::284> has joined #litex | 21:39 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!