Thursday, 2022-03-24

*** tpb <[email protected]> has joined #litex00:00
*** mtretter <[email protected]> has quit IRC (Ping timeout: 240 seconds)01:01
*** shoragan <shoragan!~shoragan@user/shoragan> has quit IRC (Ping timeout: 260 seconds)01:01
*** shoragan <shoragan!~shoragan@user/shoragan> has joined #litex01:12
*** mtretter <[email protected]> has joined #litex01:13
*** Degi <[email protected]> has quit IRC (Ping timeout: 252 seconds)02:28
*** Degi <[email protected]> has joined #litex02:29
*** sebo <[email protected]> has joined #litex05:41
*** sebo <[email protected]> has quit IRC (Ping timeout: 272 seconds)05:46
*** FabM <FabM!~FabM@2a03:d604:103:600:4b84:2bbc:f7e9:71fe> has joined #litex06:49
_franck_SpaceCoaster, when you have a module that uses another module you want to be able to see that "hierarchy" in the generated verilog08:08
_franck_currently, you get a monolithic verilog file08:09
_franck__florent_: about the hierarchy, I was thinking Migen could generate standalone verilog modules from Modules in the project and we could instanciate those generated modules with self.specials += Instance08:12
*** C-Man <[email protected]> has quit IRC (Ping timeout: 252 seconds)09:08
tntSDRAM:1048576KiB 32-bit @ -1894MT/s (CL-16 CWL-12)   I guess there was one too many timing error :D09:16
tntmmm nope, can't make it meet timing at sys_clk=300M unfortunately.10:04
tnt250 MHz (hence 2000 MT/s) works fine though. There is a 'pulse width' violation on the pll_4x though. I10:22
tntI'm kind of wondering how you're supposed to reach 2400 MT/s (rating for that chip) if you already have a pulse width violation at 1 GHz clock net.10:23
*** C-Man <[email protected]> has joined #litex11:01
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex11:20
*** shorne <[email protected]> has quit IRC (Ping timeout: 252 seconds)11:56
*** shorne <[email protected]> has joined #litex11:57
*** Coldberg <[email protected]> has joined #litex12:52
*** C-Man <[email protected]> has quit IRC (Ping timeout: 272 seconds)12:57
*** Johnsel <[email protected]> has joined #litex17:00
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 252 seconds)17:09
*** somlo_ is now known as somlo18:19
somlo\o/ -- linux/drivers/mmc/host/litex_mmc.c is finally in the official upstream linus tree!18:20
somlothanks to everyone who helped get it there!18:21
gatecatnice! :D18:56
cr1901Wow, that's pretty badass19:26
tumbleweedcool19:34
SpaceCoaster_franck_: thanks, some structure would be great20:39
*** Johnsel <[email protected]> has quit IRC (Remote host closed the connection)21:09
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Quit: Leaving...)21:18
*** zjason` <zjason`[email protected]> has joined #litex21:38
*** zjason <[email protected]> has quit IRC (Read error: Connection reset by peer)21:39

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!