Tuesday, 2022-03-15

*** tpb <[email protected]> has joined #litex00:00
*** Moe_Icenowy <[email protected]> has quit IRC (Quit: ZNC 1.7.2+deb3 - https://znc.in)01:44
*** MoeIcenowy <[email protected]:a880:2:d1::1d1:f001> has joined #litex01:48
*** bl0x <[email protected]de> has quit IRC (Ping timeout: 240 seconds)02:34
*** bl0x <[email protected]de> has joined #litex02:36
*** Degi <[email protected]> has quit IRC (Ping timeout: 250 seconds)02:46
*** Degi <[email protected]> has joined #litex02:47
*** cr1901_ <[email protected]:8d:8600:911:88b7:e735:e17c:e37f> has joined #litex07:56
*** cr1901 <[email protected]:8d:8600:911:4c40:72d2:6947:5aae> has quit IRC (Ping timeout: 240 seconds)07:56
*** indy <[email protected]> has quit IRC (Ping timeout: 240 seconds)09:05
*** C-Man <[email protected]> has quit IRC (Ping timeout: 252 seconds)10:17
*** C-Man <[email protected]> has joined #litex10:47
tnt_florent_: btw, did you get a chance to look at pcie 8x ?11:04
tntAlso, I'd like to get the GTH ultrascale support for liteiclink upstreamed.11:05
_florent_tnt: Sorry, not yet, but I'm starting a build with PCIe 8X on the FK33 right now11:10
_florent_tnt: Sure for GTH Ultrascale support to LiteICLink (and thanks), can you create a PR? I could then figure out the best way to integrate (duplication of code vs simplicity to copy wizard generated parameters)11:12
_florent_tnt: where you also planning to upstream the tool you created to get parameters from the wizard? (it could help switching to the non-duplicated GTH wrappers)11:14
*** indy <[email protected]> has joined #litex11:15
tnt_florent_: Huh, I can send it to you, but it's not exactly a user-friendly / ready-to-use thing ... you have to generate all the files manually and cut-and-paste the section with the params into a .txt files11:23
tntyou can have a look.11:23
tnt(see like gthe4_channel_wiz_wrapped.txt for instance, it has a comment line at the top where I cut&pasted it from)11:24
*** shenki <[email protected]> has joined #litex11:26
_florent_ok thanks, I see11:27
_florent_thanks also for the PR, I'll try to have a closer look at it soon11:29
*** FabM <[email protected]:d604:103:600:9d0:6191:d472:9789> has joined #litex13:16
*** cr1901_ is now known as cr190114:05
tntMmm ... so I think my issue is in the clock crossing between the PHY RX domain and the JESD domain.  Data right out of the phy ( before the LiteJESD204BRXCDC ) seems good. Data after it is not.14:13
tnt(for context ... trying to bring up jesd link ...  I could swear I got it up in early tests back end of december but I have been unable to do it again since)14:15
tntOk, nm ... I had clocking setup wrong. Last week during the debug I had switched a divider and forgot to put it back. Not sure what was the problem I had earlier, but it got fixed apparently. Now links get to the DATA phase. Now I "just" need to figure out how to properly synchronize multiple chips.16:07
*** peeps[zen] <peeps[zen][email protected]/peepsalot> has joined #litex16:07
*** peepsalot <[email protected]/peepsalot> has quit IRC (Ping timeout: 272 seconds)16:09
*** FabM <[email protected]/team/FabM> has quit IRC (Quit: Leaving)16:51

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!