| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** bl0x_ <bl0x_!~bastii@p200300d7a7158000c5eba819601606bc.dip0.t-ipconnect.de> has quit IRC (Ping timeout: 240 seconds) | 02:32 | |
| *** bl0x_ <bl0x_!~bastii@p200300d7a7116f00182f6a155daf957c.dip0.t-ipconnect.de> has joined #litex | 02:34 | |
| *** Degi_ <[email protected]> has joined #litex | 03:27 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 03:28 | |
| *** Degi_ is now known as Degi | 03:28 | |
| *** MoeIcenowy <[email protected]> has quit IRC (Quit: ZNC 1.7.2+deb3 - https://znc.in) | 04:45 | |
| *** MoeIcenowy <[email protected]> has joined #litex | 04:45 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:ba99:e474:5a1f:5790> has joined #litex | 07:14 | |
| tnt | Is the PCIe core supposed to downgrade link width automatically ? (i.e. a 4x core plugged in a 1x slot will automatically negotiate 1x). I know the standard defines it as such, but not sure if it's implemented/tested. | 12:12 |
|---|---|---|
| tnt | Answering my own question: yes, it should. | 13:06 |
| *** benh <[email protected]> has quit IRC (Quit: ZNC 1.8.2+deb2+b1 - https://znc.in) | 14:58 | |
| *** benh <[email protected]> has joined #litex | 15:00 | |
| *** ilia__s0 <[email protected]> has joined #litex | 16:11 | |
| *** ilia__s <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 16:15 | |
| *** ilia__s0 is now known as ilia__s | 16:15 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 16:49 | |
| tnt | My notes so far on what I observed: https://gist.github.com/smunaut/933c674bce9301fee8fa85f224670705 | 18:30 |
| cr1901 | _florent_: https://twitter.com/enjoy_digital/status/1496192342793064448 How did you get 10x+ write speedup and 6x read speedup :o? I didn't think WB burst alone would allow that sort of speedup | 19:16 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!