Saturday, 2021-12-18

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex01:38
*** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds)01:39
*** Degi_ is now known as Degi01:39
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)02:20
*** Emantor <[email protected]> has joined #litex02:22
yootis_florent_: What's the status of running litescope over PCIe with the kernel module installed and the interface active?02:34
*** taylor-bsg <taylor-bsg!~taylor-bs@2601:602:9700:d1:810b:fa88:1782:aa81> has joined #litex04:47
taylor-bsgHi, we have been looking at broader Ethernet and interrupt support for BlackParrot Linux systems. Leveraging the Litex ecosystem in yet another way, we have developed an SystemVerilog LiteEth compatible MAC, that is compatible with the Linux driver. However, we are trying to puzzle through the interrupt situation. It looks like the upstreamed04:52
taylor-bsgLitEth driver leverages interrupts in the Linux LiteEth driver? For Rocket Litex, it presumably uses the PLIC, but it wasn't clear to me what happens for VexRisc Litex. Is there an intent longer term for Litex to have a interrupt device in Linux, or is Litex intending to implement PLIC, or ... ?  One thing we have been looking at is extending04:52
taylor-bsgLiteEth so that it can use per-CPU interrupts. In any case looking forward to any thoughts or insights on the IRC!04:52
*** Guest3 <[email protected]> has joined #litex04:56
*** Guest3 <[email protected]> has quit IRC (Quit: Client closed)05:03
*** nelgau <nelgau!~nelgau@bras-base-mtrlpq2848w-grc-34-174-89-119-57.dsl.bell.ca> has quit IRC (Remote host closed the connection)06:24
*** nelgau <nelgau!~nelgau@bras-base-mtrlpq2848w-grc-34-174-89-119-57.dsl.bell.ca> has joined #litex06:24
*** nelgau <nelgau!~nelgau@bras-base-mtrlpq2848w-grc-34-174-89-119-57.dsl.bell.ca> has quit IRC (Ping timeout: 268 seconds)06:29
*** taylor-bsg <taylor-bsg!~taylor-bs@2601:602:9700:d1:810b:fa88:1782:aa81> has quit IRC (Quit: Client closed)06:48
*** nelgau <nelgau!~nelgau@bras-base-mtrlpq2848w-grc-34-174-89-119-57.dsl.bell.ca> has joined #litex07:30
*** nelgau <nelgau!~nelgau@bras-base-mtrlpq2848w-grc-34-174-89-119-57.dsl.bell.ca> has quit IRC (Ping timeout: 240 seconds)07:34
_florent_yootis: I'll need to have a look at this, for now you can eventually use another bridge for LiteScope (ex JTAGBone)08:44
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex08:45
_florent_taylor-bsg: For now we are relying on PLIC for both Rocket/VexRiscv (implemented in the CPU). We are doing things progressively and could eventually have/move the interrupt controller directly in LiteX in the future.08:57
*** nelgau <[email protected]> has joined #litex09:31
*** Melkhior <Melkhior!~Melkhior@2a01:e0a:1b7:12a0:225:90ff:fefb:e717> has joined #litex10:36
*** kbeckmann <[email protected]> has quit IRC (Ping timeout: 256 seconds)10:50
*** RaYmAn <[email protected]> has quit IRC (Ping timeout: 256 seconds)11:06
nickoeHello. Why does the litex_setup.py script complain like this?? https://dpaste.com/GMTT275NW.txt11:54
nickoeoh, itis the litex repo it complains about not the other one11:55
nickoemm, not it happened in another repo as well11:56
nickoeWhy does that happen? https://dpaste.com/674KZHGKD11:56
tpbTitle: dpaste: 674KZHGKD (at dpaste.com)11:56
nickoeIt succeded now after a couple of stashes...12:00
Wolf0_florent_: I have some details about the FK33 your thing is missing!12:18
Wolf0Also, do you do voltage control at all? Cause I have *just* the thing...12:18
Wolf0I describe the available flash here: http://lovehindpa.ws/writings/fk33-detail.php12:23
tpbTitle: Wolf9466's GPU & FPGA Writings (at lovehindpa.ws)12:23
Wolf0of note - for ultra-fast confguration, consider using dual-quad mode! :312:23
Wolf0There's two MT25QU256 chips wired up for that configuration if you want it.12:24
nickoeAnyone using PyCharm for litex stuff?12:31
*** kbeckmann <[email protected]> has joined #litex13:18
*** kbeckmann <[email protected]> has quit IRC (Client Quit)13:22
*** kbeckmann <[email protected]> has joined #litex13:22
nickoeI see litevideo was removed in https://github.com/enjoy-digital/litex/commit/9b4c7e8288c468eb84acdb8285a9e8a9f30677bc  I have been using DMAReader from that, is there a direct alternative now?14:05
nickoeLiteDRAMDMAReader ?14:05
_florent_Wolf0: The HBM2 support on the FK33 was just a quick test, if you know things that can be improved feel free to share, we could integrate this.14:36
_florent_nickoe: I indeed no longer maintain/recommend LiteVideo (too old, difficult to maintaint), for video output you can now use the video core from LiteX that is indeed probably using the LiteDRAMDMAReader.14:37
nickoeok, I am just trying to pick up my older unfinished project14:48
Wolf0_florent_: no, I mean, on the page, it says "Flash: Unknown"14:49
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has quit IRC (Quit: Bye)15:55
nickoeMmme, somone who can remmint me how to use boot.json with the sim16:18
*** RaYmAn <[email protected]> has joined #litex16:48
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has joined #litex18:42
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has quit IRC (Quit: Bye)19:16
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has joined #litex19:50
nickoeHow do I use a boot.json for the simulator in the latest litex? IIRC there was a specific arg that took a boot.json19:52
nickoemm, possibnly --rom-init or --ram-innit19:52
mithro_florent_: Do you know what MicroWatt / mor1kx is using for interrupt stuff under Linux?20:20
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 268 seconds)20:27
nickoeMm, in verilog is it not allowed to define a signal like "output wire o_tvalid" of the module as change it like: "o_tvalid <= 1; " ?  Trying ot build something with a verilog provided by a friend.20:28
nickoe..20:28
nickoebut vivado complains20:28
nickoeERROR: [Synth 8-2576] procedural assignment to a non-register o_tvalid is not permitted 20:28
leonsYou can only ever have one simultaneous (i.e. combinational) assignment for a signal, for procedural assignments use a reg. Arguably I think the differentiation between those types is a little weird when you come from Migen.20:50
nickoeHmm, yeah, that sorta makes sense to me. I is quite a while since I played aroundw ith this so my verilog is quite rusty, and I has always been a newbie anyways.20:55
nickoeI did some mods here and there and not now synthesized completely20:56
nickoemm, ok, finally something booted, but ram test fails ..21:20
nickoeIt did work well last time I had it, maybe I am missing some adjustments to the ram params somwhere in the void21:21
nickoehttps://github.com/nickoe/litex-boards/blob/1efa41b589b889cae3f895368fd733d84e774f38/litex_boards/targets/mars_ax3.py#L88-L10821:24
nickoeI am not sure how to interpret the output of the sdram test "graphs" https://dpaste.com/5STZF8MQE21:25
tpbTitle: dpaste: 5STZF8MQE (at dpaste.com)21:25
nickoeThe tRFC tuples, what does the numbers mean there?  tRFC=(None, 350),21:40
nickoeit appoaers that the datasheet says "tRFC(ns)5160ns"21:40
nickoethe 5 being a footnote21:41
nickoeHow can I verify that it is using the correct row in the timing settings that I expect?22:12
nickoeAS a sanitty check22:17
*** kbeckmann <[email protected]> has quit IRC (Ping timeout: 256 seconds)22:34
*** Guest3 <[email protected]> has joined #litex22:43
*** kbeckmann <[email protected]> has joined #litex22:43
*** Guest3 <[email protected]> has quit IRC (Client Quit)22:47
*** RaYmAn <[email protected]> has quit IRC (Ping timeout: 240 seconds)22:52
nickoe_florent_: Has something changed in litedram that I should be aware of that could cause these issues?23:04

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!