Sunday, 2021-09-05

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex00:05
*** Degi <[email protected]> has quit IRC (Ping timeout: 245 seconds)00:07
*** Degi_ is now known as Degi00:07
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)00:08
*** TMM_ <[email protected]> has joined #litex00:08
*** pftbest <[email protected]> has quit IRC (Remote host closed the connection)00:09
*** pftbest <[email protected]> has joined #litex00:30
*** pftbest <[email protected]> has quit IRC (Ping timeout: 245 seconds)00:34
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Read error: Connection reset by peer)07:27
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex07:28
*** joseng <[email protected]> has joined #litex08:02
_florent_kbeckmann: nice, thanks for sharing the results. 1:1 will indeed provide less bandwidth but also less latency.08:13
_florent_kbeckmann: if you disable the refresh temporarily, that would be good to add a mechanism to ensure that all the rows as still refreshed in the refresh time (64ms)08:15
_florent_jevinskie[m]: sorry I'm not sure to understand what is failing, could you share more info or a log?08:16
kbeckmannRight, 1:1 removes the need for CDC flip flops so I get better latency that way. Good point wrt the refresh. Currently I just disable the timer during an active read, and when it finishes the times is reset. So if there are lots of bus reads it's possible that the timer never expires, I should fix that.08:18
*** pftbest <[email protected]> has joined #litex09:21
*** pftbest <[email protected]> has quit IRC (Remote host closed the connection)09:52
*** pftbest <[email protected]> has joined #litex10:07
*** awordnot <[email protected]> has quit IRC (Ping timeout: 240 seconds)16:28
*** awordnot <awordnot!~awordnot@user/awordnot> has joined #litex17:02
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex17:33
*** yosys-questions <[email protected]> has joined #litex18:13
yosys-questionsIs there a way to access csr registers over UART? At the moment the UART serial is taken by the CPU terminal. Is there a way to detach that terminal from CPU and give it to UARTwishbonebridge?18:15
yosys-questionsIs that what add_uartbone does?18:17
*** pftbest <[email protected]> has quit IRC (Remote host closed the connection)18:24
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex18:25
jevinskie[m]yosys-questions: use uart=“crossover” to put the uart on the uartbone bridge18:59
jevinskie[m]Then you access your CSRs over uartbone and the terminal is also accessed via CSRs over the same uartbone bridge19:00
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 240 seconds)20:13
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)21:35
*** TMM_ <[email protected]> has joined #litex21:35

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!