| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** pftbest <[email protected]> has joined #litex | 00:10 | |
| *** pftbest <[email protected]> has quit IRC (Ping timeout: 244 seconds) | 00:14 | |
| *** Degi_ <[email protected]> has joined #litex | 00:14 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 00:15 | |
| *** Degi_ is now known as Degi | 00:15 | |
| *** pftbest <[email protected]> has joined #litex | 00:49 | |
| *** pftbest <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 00:54 | |
| *** pftbest <[email protected]> has joined #litex | 01:52 | |
| *** pftbest <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 01:56 | |
| *** pftbest <[email protected]> has joined #litex | 02:13 | |
| *** pftbest <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 02:17 | |
| *** pftbest <[email protected]> has joined #litex | 02:51 | |
| *** pftbest <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 02:56 | |
| *** pftbest <[email protected]> has joined #litex | 03:33 | |
| *** pftbest <[email protected]> has quit IRC (Ping timeout: 244 seconds) | 03:38 | |
| *** ChuckM <[email protected]> has joined #litex | 03:53 | |
| ChuckM | Has anyone else tried building 'scarabminispartan6+' from targets recently? I'm getting a bunch of warnings and this error is fatal: | 03:56 |
|---|---|---|
| ChuckM | WARNING:HDLCompiler:1499 - "/home/cmcmanis/litex-boards/litex_boards/targets/build/scarabhardware_minispartan6/gateware/scarabhardware_minispartan6.v" Line 4: Empty module <scarabhardware_minispartan6> remains a black box. | 03:56 |
| ChuckM | Sorry that is from this: ERROR:HDLCompiler:267 - "/home/cmcmanis/litex-boards/litex_boards/targets/build/scarabhardware_minispartan6/gateware/scarabhardware_minispartan6.v" Line 5287: Cannot find port PWRDWN on this module | 03:57 |
| *** alainlou <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 04:06 | |
| *** pftbest <[email protected]> has joined #litex | 04:10 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:e17c:3e3f:8b0e:b4f1> has joined #litex | 05:08 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection) | 05:08 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:e17c:3e3f:8b0e:b4f1> has joined #litex | 05:11 | |
| *** ChuckM <[email protected]> has quit IRC (Remote host closed the connection) | 05:41 | |
| _florent_ | ChuckM: This was probably your issue: https://github.com/enjoy-digital/litex/pull/962 Updating LiteX should fix it | 06:27 |
| *** ewen <[email protected]> has joined #litex | 06:28 | |
| sajattack[m] | I saw liteeth made it to upstream linux. Any hopes for litepcie too? | 06:39 |
| sajattack[m] | I still gotta find a project for my acorn | 06:41 |
| *** ewen <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 06:58 | |
| *** michalsieron <[email protected]> has joined #litex | 07:15 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 07:25 | |
| *** TMM_ <[email protected]> has joined #litex | 07:25 | |
| *** ewen <[email protected]> has joined #litex | 08:36 | |
| *** ChuckM_ <[email protected]> has joined #litex | 09:02 | |
| *** ChuckM_ <[email protected]> has quit IRC (Client Quit) | 09:02 | |
| *** ChuckM <[email protected]> has joined #litex | 09:02 | |
| *** pftbest <[email protected]> has quit IRC (Remote host closed the connection) | 09:29 | |
| *** mc6808 <[email protected]> has joined #litex | 09:31 | |
| mc6808 | I started simulating a design with a fsm today and noticed that the fsm state variable bit width was way off, more than 70 bits for a design that uses 3 bits in the FPGA. Anyone else have this issue? | 09:34 |
| *** pftbest <[email protected]> has joined #litex | 09:35 | |
| tnt | 70 seems a bit much ... but synthesis tool will often re-encode state variable to be one-hot for instance. | 09:35 |
| _florent_ | sajattack[m]: For now we are trying to upstream the driver for peripherals that are directly attached to the CPU, LitePCIe is a bit different since run on the Host and is used as a kernel module | 09:36 |
| mc6808 | TNT: I tried simulating corefsm here https://github.com/litex-hub/fpga_101/blob/master/lab002/solutions/core.py | 09:38 |
| mc6808 | And got a similar huge bit width. My design only has 3 states so is 1 bit hot as you referenced | 09:39 |
| *** mc6808 <[email protected]> has quit IRC (Quit: Client closed) | 09:45 | |
| *** mc6808 <[email protected]> has joined #litex | 09:46 | |
| tnt | Oh, isn't migen sim encoding the state _name_ (as ascii) in the signal ? | 09:46 |
| mc6808 | TNT: I have no idea. I'm new to this, but I thought the enumerations would be mapped not literal strings in the signal | 09:49 |
| mc6808 | Gtkwave doesn't like the output much either way and I thought it supported enumerators for numeric values | 09:53 |
| *** ewen <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 09:54 | |
| *** mc6808 <[email protected]> has quit IRC (Quit: Client closed) | 10:04 | |
| *** mc6808 <[email protected]> has joined #litex | 10:06 | |
| sajattack[m] | I can't for the life of me get linux vexriscv to work on pcie | 10:14 |
| sajattack[m] | when I flash the bitstream which I've modified to have pcie turned on, I get no "FPGA identification" from litepcie_util info | 10:16 |
| sajattack[m] | and then I have to reflash the litex_boards bitstream over spi | 10:17 |
| * sajattack[m] uploaded an image: (37KiB) < https://libera.ems.host/_matrix/media/r0/download/matrix.org/lzKrpZNPhgWePoRUWOdIMdjz/2021-09-02-032115_989x294_scrot.png > | 10:21 | |
| sajattack[m] | vivado warnings | 10:21 |
| *** mc6808 <[email protected]> has quit IRC (Quit: Client closed) | 10:27 | |
| *** shorne_ <[email protected]> has quit IRC (Ping timeout: 250 seconds) | 10:37 | |
| leons | florent: I'm now stuck working on the last_be issues for the Packetizer and Depacketizer for multiple days. It's a really hard problem. What makes it so much more complex is that last_be is an optional signal for the Packetizer and Depacketizer. | 12:20 |
| leons | Would you be accepting a fix for the last_be handling in these constructs, which internally always has a last_be signal? As far as I understand, we could simply add one internally to the sink and remove it from the exposed source | 12:21 |
| leons | So the external interface wouldn't change, but it would have last_be handling internally. I would expect this to be optimized, though I'm not sure | 12:23 |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex | 12:43 | |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 252 seconds) | 12:48 | |
| a3f | sajattack: I can't recall if it was the same warnings you have, but try commenting out the SATA parts | 13:21 |
| _florent_ | sajattack[m]: Sorry I haven't tested Linux on the Acorn with the PCIe enabled. You can try to check the CSR mapping between the version with and without PCIe to be sure it's not different | 13:55 |
| bluecmd | sajattack: maybe too basic question, but do you see the card listed in lspci? People sometimes forget that you can't just hotplug PCIe devices (which effectively uploading a new FPGA bitstream is). | 14:05 |
| *** cr1901 <cr1901!~William@2601:8d:8600:911:b802:fc22:d5c1:f82a> has joined #litex | 14:42 | |
| *** alainlou <[email protected]> has joined #litex | 14:49 | |
| *** alainlou <[email protected]> has quit IRC (Quit: Client closed) | 14:57 | |
| *** alainlou <[email protected]> has joined #litex | 14:57 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Read error: Connection reset by peer) | 15:07 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 15:08 | |
| leons | florent: Actually, regarding Packetizer/Depacketizer, with some debugging help of david-sawatzke I've figured it out. Will update the PR and also add tests soon | 15:15 |
| leons | It's really hard to know whether it works in every edge case, but I'm somewhat confident for now | 15:15 |
| _florent_ | leons: perfect, thanks. That's indeed why I'd like these edge case to be integrated in the test, this way we'll be sure to not break them with future modifications | 15:44 |
| _florent_ | leons: This module is maybe now trying to do too much things, it can eventually be worth handling some cases separately. I'll have a look at this while reviewing | 15:45 |
| leons | I'll have to see how we can integrate them. I think the `test_packet` tests do a pretty good job of testing edge cases already, one particular issue I might see with that is that the Packetizer is directly connected to the Depacketizer and so we can't really introspect what's going on between them. It might just work coincidentally because both an error is tolerated by either one of them or they might both be wrong. | 15:46 |
| leons | florent: feel free to take a look. I've got to say, this was a tough nut to crack. If you have any ideas how it could be improved that'd be great, but I'm just happy to see it seems to at least work now :) | 15:47 |
| _florent_ | leons: Thanks for looking at this | 15:54 |
| *** tucanae47_ <[email protected]> has quit IRC () | 16:45 | |
| *** tucanae47_ <[email protected]> has joined #litex | 16:45 | |
| *** tcal <[email protected]> has quit IRC () | 16:55 | |
| *** tcal <[email protected]> has joined #litex | 16:55 | |
| sajattack[m] | <bluecmd> "sajattack: maybe too basic..." <- I see it in lspci and I rebooted | 17:25 |
| sajattack[m] | <a3f> "sajattack: I can't recall if..." <- I did already | 17:26 |
| *** michalsieron <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 17:49 | |
| *** C-Man <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 18:40 | |
| tpw_rules | _florent_: can i PM you a link for the build? | 18:45 |
| *** C-Man <[email protected]> has joined #litex | 18:57 | |
| tpw_rules | is there a good overview of zynq dev boards anywhere? i am looking for something that has SATA or USB3 attached to the PS and can do MIPI in the PL | 19:10 |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 252 seconds) | 19:15 | |
| _florent_ | tpw_rules: yes sure for the build | 19:18 |
| _florent_ | tpw_rules: the Kria KV260 has USB3 and MIPI and is cheap: https://www.xilinx.com/products/som/kria/kv260-vision-starter-kit.html | 19:22 |
| *** michalsieron <[email protected]> has joined #litex | 19:24 | |
| *** michalsieron <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 19:33 | |
| *** Coldberg <[email protected]> has joined #litex | 19:50 | |
| *** C-Man <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 19:55 | |
| tpw_rules | _florent_: ah, that looks nice. has anyone tried litex on it? | 20:34 |
| tpw_rules | not sure i want to deal with vitis, etc. | 20:46 |
| *** shorne <[email protected]> has joined #litex | 20:53 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 21:11 | |
| *** TMM_ <[email protected]> has joined #litex | 21:11 | |
| ChuckM | Have you looked at the Ultra96 board? https://www.avnet.com/wps/portal/us/products/new-product-introductions/npi/aes-ultra96-v2/ | 21:16 |
| tpb | Title: Avnet: Quality Electronic Components & Services (at www.avnet.com) | 21:16 |
| tpw_rules | i did come across that one, but it seems the Kria board is better in essentially every way, no? | 21:18 |
| tpw_rules | except size | 21:18 |
| tpw_rules | bah, it seems there is some nondeterminism in the jtag_uart build with the nitefury. if i set the mode to anything other than cle-215+, or use a different version of vivado than 2018.2, or modify the code, it doesn't work. the uart doesn't echo as if the cpu has crashed once the console comes up | 22:11 |
| *** pftbest <[email protected]> has quit IRC (Remote host closed the connection) | 22:28 | |
| *** pftbest <[email protected]> has joined #litex | 22:35 | |
| *** somlo <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 23:09 | |
| *** somlo <[email protected]> has joined #litex | 23:13 | |
| * sajattack[m] posted a file: (7KiB) < https://libera.ems.host/_matrix/media/r0/download/matrix.org/CqAKZqKsvKtoexGkjyEVbUvK/csr.csv > | 23:14 | |
| * sajattack[m] posted a file: (5KiB) < https://libera.ems.host/_matrix/media/r0/download/matrix.org/HNtiaxSsAwrivsDcUoGxWlxt/csr_old.csv > | 23:14 | |
| sajattack[m] | <_florent_> "sajattack: Sorry I haven't..." <- I'm not really sure what I should be looking for... | 23:14 |
| *** mc6808 <[email protected]> has joined #litex | 23:37 | |
| mc6808 | TNT: you were correct about simulation writing acsii to the VCD file. thanks for the tip! | 23:40 |
| *** mc6808 <[email protected]> has quit IRC (Quit: Client closed) | 23:43 | |
| *** pftbest <[email protected]> has quit IRC (Remote host closed the connection) | 23:58 | |
| *** pftbest <[email protected]> has joined #litex | 23:58 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!
