Thursday, 2025-07-31

*** tpb <[email protected]> has joined #yosys00:01
*** AdamHorden <AdamHorden!~adam.hord@user/adamhorden> has quit IRC (Ping timeout: 272 seconds)02:24
*** AdamHorden <AdamHorden!~adam.hord@user/adamhorden> has joined #yosys06:29
*** FabM <FabM!~FabM@2a03:d604:103:5800:93f6:b252:8400:ca29> has joined #yosys06:39
*** krispaul <[email protected]> has quit IRC (Read error: Connection reset by peer)08:02
*** krispaul <[email protected]> has joined #yosys08:03
FabMHi,08:22
FabMIs there a project like CXXRTL but for Rust ?08:22
*** whitequark[cis] <whitequark[cis]!whitequark@2a01:4f8:c012:5b7:0:1:0:4> has joined #yosys08:24
whitequark[cis]not sure. cxxrtl can be used *from* rust; what's your use case?08:24
FabMYes I think we can call C++ API from rust program. But I was wondering if there was a project that converted HDL Verilog directly to Rust.08:29
FabMLike CXXRTL but for Rust08:29
whitequark[cis]there is actually a C API which is a lot more convenient08:34
whitequark[cis]I think someone was working on a Rust backend but I don't recall who08:34
jixthere is also the functional backend infrastructure which turns a netlist into a topologically sorted graph of operations, intended to write custom backends primarily to make it easier to interface yosys with various formal methods tools, but including a naive C++ backend, adapting that to output Rust would be another option08:47
jixso if you just need some way to evaluate a circuit, that might be enough, if you care about performance or having an actual API or any of the other things CXXRTL provides, it's not going to provide any of that08:48
jixhttps://github.com/YosysHQ/yosys/tree/main/backends/functional 08:49
jixwith that you might also run into some limitations since this hasn't been used that much outside of a few specific use cases, but most likely those would be limitations we'd want to get rid of or bugs we'd want to fix08:50
jix(and with that I mean limitations in what RTLIL it can handle, providing the same functionality that CXXRTL provides is out of scope)08:52
jixFabM: ^08:52
FabMjix, Okay, thanks for the explanation. I think CXXRTL will suffice in my case. :)08:57
*** Guest19 <[email protected]> has joined #yosys09:46
Guest19Hi09:47
Guest19In my Yosys , *.ys script I want to put command by which I can get list of Black Bixes. Like in Design Compiler - get_cells -filter is_black_box == true09:47
jixGuest19: you can select all cells that are black box instances using the selection pattern `=* * %d %C` (without the quotes) and to list them you could use `select -list =* * %d %C`09:59
jixthis doesn't include builtin primitives though, for those you'd use the selection `*/t:$*`09:59
jix`=* * %d %C` means take all modules including blackboxes `=*` then `* %d` means subtract from that all modules without blackboxes and select the result and `%C` means replace the selection with all cells that are instances of currently selected modules10:01
jix`*/t:$*` means select all cells that have a celltype starting with `$`10:02
*** Guest18 <[email protected]> has joined #yosys10:04
Guest19In my  *.ys scropt I have addeed - select -list =* * %d %C`. But got error - ERROR: Unknown selection operator '%C`'.10:05
jixwhat version of yosys are you using?10:05
Guest19Yosys 0.9 (git sha1 1979e0b)10:06
jixthat version is almost 6 years out of date10:07
Guest19Ok10:09
Guest19Which are the latest version?10:10
Guest19Can you give me link ?10:10
*** Guest19 <[email protected]> has quit IRC (Quit: Client closed)10:12
*** Guest20 <[email protected]> has joined #yosys10:50
Guest20I have tried with Yosys 0.55+146 (git sha1 262b00d5e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3), but I am getting same error10:51
Guest20In yosys I want to list out black boxes list. Looks like in Design compiler, we can do get_cell .... is_black_box = true10:54
*** Guest20 <[email protected]> has quit IRC (Quit: Client closed)11:05
*** Guest25 <[email protected]> has joined #yosys11:19
Guest25Hi11:19
Guest25I am using *.ys file for my synthesis . I want to list out all Blackbox modules. Like in Design compiler we are using get_cells -filter blackboxes=true11:21
*** ysionneau <[email protected]> has quit IRC (Ping timeout: 252 seconds)11:23
*** killjoy <killjoy!~nameless@user/killjoy> has quit IRC (Read error: Connection reset by peer)11:23
*** arogora <[email protected]> has joined #yosys11:23
*** arogora is now known as killjoy11:24
*** lofty[m] <lofty[m]!loftyfield@2a01:4f8:c012:5b7:0:1:0:570> has joined #yosys11:44
lofty[m]Guest25: all yosys blackbox modules have the (* blackbox *) attribute11:44
Guest25Can you guide me Command. I want to put this command at the end of Yosys11:45
lofty[m]didn't jix already give you the command?11:46
lofty[m]select -list =* * %d %C11:47
Guest25Tried with - select -list =* * %d %C, but it gives so many            Black Boxes which were not correct11:47
lofty[m]okay, I feel I should ask: are you looking for black box cells or black box modules11:47
Guest25Both11:47
Guest25cells are alos fine11:48
Guest25In Design Compiler I was using - get_cells -filter blackboxes=true11:48
lofty[m]I won't lie, I would probably use a different selection option, of select -list a:blackbox11:49
Guest25Not working - select -list a:blackbox11:50
lofty[m]also, I guess I don't quite understand what your use case for this is11:51
Guest25Actually I want to list out Black Boxes which are in my design11:51
lofty[m]I probably shouldn't ask why your design has blackboxes to begin with11:52
*** Guest25 <[email protected]> has quit IRC (Quit: Client closed)11:52
*** Guest56 <[email protected]> has joined #yosys11:52
Guest56We are passing some Memory model and other models through *.lib files11:53
Guest56Some module has only i/os , no logic11:53
lofty[m]I really hope you're not trying to impoprt black boxes through read_liberty11:53
Guest56I am using command real_libert -lib11:54
lofty[m]is this the only way you're importing them?11:54
Guest56Yes11:55
*** Guest56 <[email protected]> has quit IRC (Client Quit)11:55
lofty[m]then try select -list A:blackbox, which is modules with the attribute blackbox, rather than cells with the attribute blackbox11:56
*** Guest18 <[email protected]> has quit IRC (Quit: Client closed)12:05
*** ysionneau <[email protected]> has joined #yosys12:09
jixoh yeah using the attribute is a better idea, no idea why I didn't think of that, but you still need to use `=` since blackbox modules are excluded by default12:16
jixso `select -list =A:blackbox` gives you all blackbox modules and you can add `%C` to get all instances of blackbox modules (different from cells with the attribute blackbox, wich I'm not sure is a thing?)12:17
lofty[m]unfortunately they're gone at the moment12:20
lofty[m]but yeah, I think that's correct12:20
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection)16:47
*** danderson <danderson!~dave@tailscale/danderson> has quit IRC (Quit: WeeChat 4.4.3)17:28
*** krispaul <[email protected]> has quit IRC (Read error: Connection reset by peer)21:49
*** krispaul <[email protected]> has joined #yosys21:50
*** xutaxkamay <xutaxkamay!~xutaxkama@2a01:cb1c:206:da00:318e:250:9a90:2816> has quit IRC (Ping timeout: 248 seconds)21:56
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:13
*** nonchip <[email protected]> has joined #yosys22:14

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!