Tuesday, 2025-04-29

*** tpb <[email protected]> has joined #yosys00:00
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Remote host closed the connection)00:02
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #yosys00:02
*** dormito <dormito!~dormito@user/dormito> has quit IRC (Ping timeout: 248 seconds)00:05
*** Peetz0r <Peetz0r!~Peetz0r@revspace/participant/peetz0r> has quit IRC (Ping timeout: 260 seconds)00:06
lofty[m]<adehop[m]> "lofty: Not yet, i gave it a..." <- to be entirely honest most of the options are debug tweaks, where the average user probably doesn't need to bother too much with them00:06
*** dormito <dormito!~dormito@user/dormito> has joined #yosys00:06
*** Peetz0r <Peetz0r!~Peetz0r@revspace/participant/peetz0r> has joined #yosys00:18
*** whitequark[cis] <whitequark[cis]!whitequark@2a01:4f8:c012:5b7:0:1:0:4> has joined #yosys00:26
whitequark[cis]danderson: there isn't really a great place to document these things, unfortunately00:26
whitequark[cis]it might end up having more visibility under your blog (in terms of discoverability by actual user behavior, i.e. search engines mostly) than deep in the guts of prjtrellis or something00:27
whitequark[cis]and i don't think anybody looks to yosys for vendor primitive documentation00:27
*** jn <jn!~quassel@user/jn/x-3390946> has quit IRC (Ping timeout: 252 seconds)00:44
*** jn <jn!~quassel@2001-4dd3-fa87-0-20d-b9ff-fe49-15fc.ipv6dyn.netcologne.de> has joined #yosys00:45
*** juri_ <[email protected]> has quit IRC (Ping timeout: 265 seconds)00:54
*** juri_ <[email protected]> has joined #yosys00:56
dandersonhmm, okay so I didn't miss a cache of "how to use $fpga_model with the yosys ecosystem" docs then. I'd be up for putting one of those together, at least for ECP5 and maybe iCE40 since those are the ones I have01:38
dandersonbut in the meantime the blog's not going anywhere, so that's fine too01:38
*** Raito_Bezarius <Raito_Bezarius!~Raito@wireguard/tunneler/raito-bezarius> has quit IRC (Ping timeout: 268 seconds)01:56
*** Raito_Bezarius <Raito_Bezarius!~Raito@wireguard/tunneler/raito-bezarius> has joined #yosys02:00
dandersonon a related note, https://github.com/YosysHQ/nextpnr/pull/1475 fixes nextpnr timing constraints for an esoteric PLL configuration :)03:57
*** FabM <[email protected]> has joined #yosys07:14
tntdanderson: I put some info about ice40 on the icestorm github wiki ... not great but I also didn't know where to put it .07:14
*** krispaul <[email protected]> has joined #yosys08:04
*** kristianpaul <kristianpaul!~paul@user/kristianpaul> has quit IRC (Ping timeout: 244 seconds)08:04
*** zero-xray2 <zero-xray2!~nonlinear@user/nonlinear> has joined #yosys10:10
*** zero-xray <zero-xray!~nonlinear@user/nonlinear> has quit IRC (Ping timeout: 252 seconds)10:13
*** zero-xray2 is now known as zero-xray10:13
*** lilibox <[email protected]> has quit IRC (Quit: ZNC - https://znc.in)13:05
*** lilibox <[email protected]> has joined #yosys13:12
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Quit: "Every day, computers are making people easier to use." David Temkin)13:28
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80::15> has joined #yosys13:30
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 276 seconds)15:06
*** krispaul <[email protected]> has quit IRC (Quit: WeeChat 3.5)15:35
*** kristianpaul <kristianpaul!~paul@user/kristianpaul> has joined #yosys15:36
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:08
*** nonchip <[email protected]> has joined #yosys22:08
adehop[m]<lofty[m]> "to be entirely honest most of..." <- No problem, it's absolutely relatable to use them as Dev at this development stage. So i just use "--router router2" for my design. Recent problem is that in releases as of April 24 and 25 there were timing issues (ERROR: Hold/min time violation) reported. In releases as of April 28 and 29 it does not even get that far, step "Running main analytical placer" hangs at iteration #24. In the22:09
adehop[m]older releases it took 16 iterations to finish this successfully (but to fail later with the mentioned timing issues). 22:09
adehop[m]Should i just wait for newer releases or is this something to investigate further at this point? The design successfully runs in the GateMate using CologneChip p_r and also in an ECP5 (nextpnr-ecp5) and various Xilinx devices (actually using Vivado). 22:09
lofty[m]<adehop[m]> "No problem, it's absolutely..." <- we're getting there; over the next few months we'll invest time into improving the overall flow, and hopefully resolving the hold time violations. (I can explain those if you really want.)22:16
lofty[m](also, I should mention that gm_pack et al are now in OSS CAD Suite)22:16

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!