Friday, 2024-08-09

*** tpb <[email protected]> has joined #yosys00:00
*** lexano <[email protected]> has quit IRC (Ping timeout: 244 seconds)00:22
juri_bjorkintosh: about 70 euros.02:12
bjorkintoshoh that's cheap. I thought it was a MisterFPGA02:13
juri_doesn't the mister use a de10?02:17
bjorkintoshI don't know. I thought they were pretty much the same thing.02:19
bjorkintoshI have lattices.02:19
bjorkintoshthe kind which accompanies this book: https://nandland.com/book-getting-started-with-fpga/02:20
tpbTitle: Getting Started With FPGAs - Book for Beginners in VHDL, Verilog, and FPGAs - Nandland (at nandland.com)02:20
juri_I have latices, alteras, xilinxes, and a few other random ones. now, to actually make things with them.02:21
*** lexano <[email protected]> has joined #yosys12:04
*** famubu[m] <famubu[m]!famubumatr@2a01:4f8:c012:5b7:0:1:0:3ba> has joined #yosys12:40
famubu[m]Can xdc and sdc file used for specifying constraints for open source tool chains? Or is it vivado/quartus only?12:40
famubu[m]Saw some cst files for gowin stuff.12:40
loftyfamubu[m]: yes, generally architectures try to match the same constraint format as the proprietary tooling13:22
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Quit: "Every day, computers are making people easier to use." David Temkin)17:43
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:6a77:8c50:5711:e780> has joined #yosys18:24
*** oldtopman <[email protected]> has quit IRC (Ping timeout: 255 seconds)18:59
*** oldtopman <[email protected]> has joined #yosys19:55
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:35
*** nonchip <[email protected]> has joined #yosys22:35
*** somlo <[email protected]> has quit IRC (Remote host closed the connection)23:14
*** somlo <[email protected]> has joined #yosys23:51

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!