Monday, 2023-10-23

*** tpb <[email protected]> has joined #yosys00:00
*** rowanG337 <[email protected]> has quit IRC (Remote host closed the connection)01:13
*** tlwoerner <[email protected]> has quit IRC (Quit: Leaving)03:11
*** tlwoerner <[email protected]> has joined #yosys03:11
*** indy <[email protected]> has left #yosys (Leaving)05:30
*** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #yosys05:49
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has quit IRC (Remote host closed the connection)05:51
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has joined #yosys05:51
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has quit IRC (Remote host closed the connection)06:02
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has joined #yosys06:04
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has quit IRC (Remote host closed the connection)06:05
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has joined #yosys06:05
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has quit IRC (Remote host closed the connection)06:16
*** cr1901 <cr1901!~cr1901@2601:8d:8600:226:9c15:8962:5e53:b9c6> has joined #yosys06:17
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has joined #yosys14:06
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has quit IRC (Quit: Client closed)14:14
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has joined #yosys14:22
ButterkeksI'm in need for an synthesis tool that can handle a mixed HDL design, my design is done in SystemVerilog and some base modules are in VHDL with multi-dimensional in/output signals. Thats the reason I switched for Simulation to Questa/ModelSim.14:31
ButterkeksBut now I would like to get the gate-count and longest path delay. Does any one know some good tooling for this?14:31
ButterkeksI already found the yosys-UHDM and the yosys-GHDL plugin, does any one have experience in using them together?14:33
Myrl-sakiI think the problem with my mux approach is that I'm using LUT3s as the input stage. I wonder if I can instead insert LUT1 buffers, build a MUX on top of those, and then let some optimization stage remove the LUT1s.14:36
Myrl-sakiSo MUX2 is LUT1 + LUT1 + MUX2_LUT5.14:36
Myrl-sakiAnd then have some optimization stage merge those LUT1s Somewhere Else.14:36
Myrl-sakiBut then I think the problem is that tree depths are not necessarily preserved and other stuffs....14:39
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has quit IRC (Quit: Client closed)14:56
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Remote host closed the connection)16:06
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys16:06
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Remote host closed the connection)16:43
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys16:43
*** xiretza[cis] <xiretza[cis]!xiretzaxir@2a01:4f8:c012:5b7:0:1:0:88> has quit IRC (Quit: Idle timeout reached: 172800s)17:21
*** nelgau <[email protected]> has quit IRC (Ping timeout: 255 seconds)17:33
*** lofty <[email protected]> has quit IRC (Quit: I need a break from the internet)17:33
*** lofty <[email protected]> has joined #yosys18:02
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has joined #yosys18:10
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has quit IRC (Quit: Client closed)18:23
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has joined #yosys19:15
*** Butterkeks <Butterkeks!~Butterkek@2a02:908:a14:dca0::79d3> has quit IRC (Quit: Client closed)19:27
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 260 seconds)20:07
*** _whitelogger <[email protected]> has quit IRC (Remote host closed the connection)21:09
*** _whitelogger <[email protected]> has joined #yosys21:10
*** notgull <notgull!~notgull@2600:1f14:8f4:3100:e2a2:c920:847d:d23> has quit IRC (Ping timeout: 240 seconds)22:09
*** notgull <notgull!~notgull@2600:1f14:8f4:3100:e2a2:c920:847d:d23> has joined #yosys22:11
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:19
*** nonchip <[email protected]> has joined #yosys22:19
*** kristianpaul <kristianpaul!~paul@user/kristianpaul> has quit IRC (Ping timeout: 255 seconds)23:30
*** Raito_Bezarius <Raito_Bezarius!~Raito@wireguard/tunneler/raito-bezarius> has quit IRC (Ping timeout: 258 seconds)23:52

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!