*** tpb <[email protected]> has joined #yosys | 00:00 | |
*** acharles <acharles!~acharlesm@2001:470:69fc:105::188d> has joined #yosys | 00:01 | |
*** Klotz <Klotz!~Klotzoman@gateway/tor-sasl/klotz> has quit IRC (Quit: Klotz) | 00:03 | |
*** nelgau <[email protected]> has joined #yosys | 00:29 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Quit: ec) | 01:13 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 03:32 | |
*** muuo <muuo!939aa3488f@2604:bf00:561:2000::3d2> has joined #yosys | 05:27 | |
muuo | Hello everyone! So I'm probably in over my head here, but as a first project, I'm trying to drive an led panel with the icebreaker bitsy. I've been struggling along with it and finally figured out how to setup a testbench and simulate the design with iverilog and visualize the waveforms with GTKWave. I've gotten to the point where the waveforms in GTKWave match my expectations, but the actual waveforms I see from the device (On an oscilloscope) diff | 05:36 |
---|---|---|
*** eigenform <[email protected]> has quit IRC (Remote host closed the connection) | 05:38 | |
muuo | Some of the waveforms (clocking signals) match the simulated ones, but others are completely flat. | 05:38 |
*** eigenform <[email protected]> has joined #yosys | 05:38 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Ping timeout: 240 seconds) | 06:07 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 06:08 | |
Xark | muuo: Maybe output a test signal, or swap some signal pins as a sanity check (of GPIO and probing)? | 06:28 |
muuo | Thanks Xark! I think I've tried that. It seems like the issue is with the registers. Assigning them to different pins doesn't work; but assigning working registers to those pins works. | 06:30 |
muuo | So it seems like there's a logic error that only manifests on the device, and not in iVerilog? | 06:30 |
Xark | Does your design meeting timing constraints? You might also try "verilator" with --lint_only if you haven't (finds picky "warnings"). | 06:31 |
*** FabM <FabM!~FabM@2a03:d604:103:600:582e:9e69:69b0:53da> has joined #yosys | 06:41 | |
muuo | Hmm, thanks Xark! Haven't tried that yet. | 06:43 |
muuo | I'll give it a go. | 06:44 |
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection) | 06:51 | |
*** FabM <FabM!~FabM@2a03:d604:103:600:222b:6e3a:9732:5f7f> has joined #yosys | 07:06 | |
tnt | muuo: is your code posted somewhere ? | 07:19 |
muuo | tnt: No, not yet. I'll try and put it up somewhere later this week if it keeps giving me trouble. | 07:23 |
*** tmiw <[email protected]> has quit IRC (Remote host closed the connection) | 07:33 | |
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:cf1:8507:720a:c17> has quit IRC (Read error: Connection reset by peer) | 07:44 | |
*** tmiw <[email protected]> has joined #yosys | 07:46 | |
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:4c40:72d2:6947:5aae> has joined #yosys | 08:07 | |
*** jryans <jryans!~jryans@2001:470:69fc:105::1d> has quit IRC (Quit: You have been kicked for being idle) | 09:00 | |
*** Klotz <Klotz!~Klotzoman@gateway/tor-sasl/klotz> has joined #yosys | 10:18 | |
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 240 seconds) | 11:34 | |
*** bl0x <bl0x!~bastii@p200300d7a7116d009ec14f33202f95b5.dip0.t-ipconnect.de> has joined #yosys | 14:23 | |
*** X-Scale` <X-Scale`[email protected]> has joined #yosys | 16:55 | |
*** X-Scale <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 16:57 | |
*** X-Scale` is now known as X-Scale | 16:57 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Quit: ec) | 17:46 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 17:48 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Client Quit) | 17:51 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 17:53 | |
hexcoherand | Hi everyone. Among (too) many other projects, I've been trying to build something like "Cheat Engine" for debugging robot toys. I have a prototype with some commercial hardware, but this now has me wondering and worried about pipeline latency with an awkward embedded USB controller. | 19:00 |
hexcoherand | Does anyone here know of a compact FPGA eval kit with a working CAN transciever, camera, and ideally cell radio? | 19:01 |
hexcoherand | Here's a lazy preview of what I had with a "comma two": http://cannoli.monster/shanty.gif | 19:10 |
hexcoherand | I've been exploring logic programming for work projects and this toy also really got me wondering about GTKWave performance. I got frustrated that I could shuffle video frames and values around so quickly but I can't in GTKWave. So I've started building something with the same ideas and base project for viewing .fst files. | 19:15 |
hexcoherand | A mixed signal team at work is already exploring SkyWater 90nm with existing PDKs and they're starting to need a lot of extra custom engineering with a local fab. I'd really like them to build as much as possible on OpenLANE but I really need help enlightning them. | 19:24 |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Quit: ec) | 20:41 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 21:16 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!