Friday, 2021-08-13

*** tpb <[email protected]> has joined #yosys00:00
*** gsmecher <[email protected]> has quit IRC (Ping timeout: 256 seconds)00:39
*** kaji <kaji!~kajiryoji@2001:470:69fc:105::405b> has joined #yosys01:15
*** emeb_mac <[email protected]> has quit IRC (Ping timeout: 268 seconds)01:28
*** emeb_mac <[email protected]> has joined #yosys01:34
*** emilazy <emilazy!~emilazy@user/emilazy> has joined #yosys01:43
*** CarlosEDP <CarlosEDP!~carlosedp@2001:470:69fc:105::218e> has joined #yosys01:59
*** promach[m] <promach[m]!~promach@2001:470:69fc:105::ca1> has joined #yosys02:06
*** jryans <jryans!~jryans@2001:470:69fc:105::1d> has joined #yosys02:11
*** diadatp <diadatp!~diadatp@2001:470:69fc:105::c603> has joined #yosys02:15
*** Niklas[m]1 <Niklas[m]1!~nsmlzlmat@2001:470:69fc:105::c93a> has joined #yosys02:22
*** whitequark <whitequark!~whitequar@2001:470:69fc:105::37> has joined #yosys02:43
*** jevinskie[m] <jevinskie[m]!~jevinskie@2001:470:69fc:105::bb3> has joined #yosys02:48
*** xiretza[m] <xiretza[m]!~xiretzaxi@2001:470:69fc:105::9b1> has joined #yosys02:53
*** FabM <FabM!~FabM@2a03:d604:103:600:75d9:3e51:8f7a:cb41> has joined #yosys05:17
*** emeb_mac <[email protected]> has quit IRC (Quit: Leaving.)06:30
*** cr1901 <cr1901!~William@2601:8d:8600:911:700f:ea31:4445:96bc> has quit IRC (Read error: Connection reset by peer)07:05
*** dormito <dormito!~dullfire@user/dormito> has quit IRC (Ping timeout: 256 seconds)09:41
lambdaholy mother of issue notifications10:08
*** dormito <dormito!~dullfire@user/dormito> has joined #yosys10:14
mwkyup11:13
mwkwe figured we may try to enable the github discussions thing since so many issues are actually questions11:13
mwkthis involved a little issue tracker sweep11:13
*** Guest4464 <[email protected]> has joined #yosys11:42
*** Guest4464 <[email protected]> has quit IRC (Client Quit)11:42
*** gsmecher <[email protected]> has joined #yosys14:45
*** emeb_mac <[email protected]> has joined #yosys14:52
*** emeb <[email protected]> has joined #yosys15:02
*** cr1901 <cr1901!~William@2601:8d:8600:911:3476:eb54:4a0f:7491> has joined #yosys15:36
*** oldtopman <[email protected]> has quit IRC (Ping timeout: 240 seconds)15:52
*** emeb_mac <[email protected]> has quit IRC (Quit: Leaving.)16:08
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving)19:19
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 245 seconds)19:40
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys19:42
*** scientes <scientes!~scientes@2001:bc8:62c:6e::1> has joined #yosys20:23
scientesAre there any cycle-accurate FPGA simulators?20:23
scientesI want something like single-stepping gdb20:24
scientesjust to get a better feel of these things20:24
scientes(obviously something small like a ice40)20:24
aggoften you'd simulate your logic using a logic simulator, something like verilator, icarus verilog, modelsim, cxxrtl (built in to yosys), and often then use some tool to view the simulation results (like gtkwave)20:26
aggdepending on what you need, you can simulate just your logic, or the result of synthesising it into FPGA elements, and include simulation models of the FPGA hardware like block memories, DSP units, etc20:26
scientes<agg> depending on what you need, you can simulate just your logic, or the result of synthesising it into FPGA elements, and include simulation models of the FPGA hardware like block memories, DSP units, etc20:26
scientesyeah, the ice40 is small enough you could simulate the whole thing20:27
aggif you're asking about simulating a physical specific ice40 chip and bitstream, not sure if such a thing really exists beyond wrapping the simulators I mentioned20:27
aggwhat are you trying to get a feel of exactly?20:27
scienteslow-level synthesis20:27
aggyou can dump the synthesis as verilog and simulate it with models of each primitive, the same way you'd simulate logic20:28
scienteslike using codeexplorer20:28
aggand can include the timing information if you need to model that too, with some simulators, assuming you have that information20:28
aggbut it seems like an unusual thing to go about doing, i feel like the objective is usually to simulate your design, not your fpga20:29
*** emeb_mac <[email protected]> has joined #yosys20:29
agg(there are other physical simulation tools for asics I guess to cover things like antenna rules and power distro, I don't really know anything about them)20:29
soreara fpga is an analog device, "cycle accurate" will always involve compromises20:35
scientessorear, ahhh20:35
scientesits clocked so it appears a digital device only20:36
*** dormito <dormito!~dullfire@user/dormito> has quit IRC (Ping timeout: 272 seconds)20:37
*** ZipCPU <[email protected]> has quit IRC (Ping timeout: 268 seconds)20:40
*** ZipCPU <[email protected]> has joined #yosys20:41
*** ZipCPU_ <[email protected]> has joined #yosys20:47
*** ZipCPU <[email protected]> has quit IRC (Ping timeout: 268 seconds)20:48
*** ZipCPU_ is now known as ZipCPU20:48
*** dormito <dormito!~dullfire@user/dormito> has joined #yosys21:09
*** Lord_Nightmare <Lord_Nightmare!Lord_Night@user/lord-nightmare/x-3657113> has quit IRC (Quit: ZNC - http://znc.in)21:20
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 245 seconds)21:24
*** Lord_Nightmare <Lord_Nightmare!Lord_Night@user/lord-nightmare/x-3657113> has joined #yosys21:24
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys21:30
*** emeb_mac <[email protected]> has quit IRC (Ping timeout: 248 seconds)21:54
*** emeb <[email protected]> has quit IRC (Ping timeout: 268 seconds)21:54
*** emeb_mac <[email protected]> has joined #yosys21:54
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 256 seconds)23:50
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys23:51

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!