Tuesday, 2024-10-15

*** tpb <[email protected]> has joined #litex00:00
*** Degi <[email protected]> has quit IRC (Ping timeout: 264 seconds)01:28
*** Degi <[email protected]> has joined #litex01:29
*** spew <[email protected]> has quit IRC (Quit: spew)01:49
*** TMM <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)03:02
*** TMM <[email protected]> has joined #litex03:02
*** d_olex_ <d_olex_!~d_olex@user/d-olex:35658> has quit IRC (Read error: Connection reset by peer)05:47
*** d_olex <d_olex!~d_olex@user/d-olex:35658> has joined #litex05:47
*** FabM <[email protected]> has joined #litex07:14
*** lxsameer <lxsameer!~lxsameer@Serene/lxsameer> has joined #litex08:09
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 252 seconds)10:09
*** d_olex <d_olex!~d_olex@user/d-olex:35658> has quit IRC (Ping timeout: 252 seconds)10:21
*** FabM <FabM!~FabM@2a03:d604:108:3f00:493f:31b2:3ae:4ec5> has joined #litex11:18
*** d_olex <d_olex!~d_olex@user/d-olex:35658> has joined #litex12:04
*** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a541-af12-0-799b-882e-c012-e4dd.ipv6dyn.netcologne.de> has joined #litex15:08
*** spew <[email protected]> has joined #litex15:37
*** TMM <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)16:11
*** TMM <[email protected]> has joined #litex16:11
*** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a541-af12-0-799b-882e-c012-e4dd.ipv6dyn.netcologne.de> has quit IRC (Quit: Konversation terminated!)17:03
*** spew <[email protected]> has quit IRC (Quit: spew)17:20
*** spew <[email protected]> has joined #litex17:25
*** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a541-af12-0-799b-882e-c012-e4dd.ipv6dyn.netcologne.de> has joined #litex17:39
*** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a541-af12-0-799b-882e-c012-e4dd.ipv6dyn.netcologne.de> has quit IRC (Quit: Konversation terminated!)17:51
*** ElfenKaiser <[email protected]> has joined #litex17:51
*** lxsameer <lxsameer!~lxsameer@Serene/lxsameer> has quit IRC (Ping timeout: 252 seconds)18:21
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 272 seconds)18:42
*** Foxyloxy <Foxyloxy!~foxyloxy@shef-16-b2-v4wan-169484-cust1844.vm3.cable.virginm.net> has quit IRC (Read error: Connection reset by peer)18:49
*** Foxyloxy <Foxyloxy!~foxyloxy@shef-16-b2-v4wan-169484-cust1844.vm3.cable.virginm.net> has joined #litex18:50
*** jersey99 <[email protected]> has joined #litex18:51
jersey99Hello hello, I have a quick question: Anybody instantiated the "Hybrid" LiteethMAC with eth_mtu set to 9k on a Xilinx FPGA? If so how did the synthesis go? I seem to hit a limit where Vivado tries to convert the SRAM into a DRAM and fails.18:53
jersey99WARNING: [Synth 8-4767] Trying to implement RAM 'mem_2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.19:37
jersey99Reason is one or more of the following :19:37
jersey99    1: No valid read/write found for RAM.19:37
jersey99ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'mem_2_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (72000) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 72000}' to allow the memory to be19:37
jersey99dissolved into individual bits19:37
jersey99Adding the FullMemoryWE doesn't seem to help the situation19:37
*** jersey99 <[email protected]> has quit IRC (Ping timeout: 256 seconds)19:42
*** spew <[email protected]> has quit IRC (Ping timeout: 248 seconds)20:24
*** spew <[email protected]> has joined #litex20:26
*** jersey99 <[email protected]> has joined #litex23:19

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!