*** tpb <[email protected]> has joined #litex | 00:00 | |
*** Degi_ <[email protected]> has joined #litex | 00:06 | |
*** Degi <[email protected]> has quit IRC (Ping timeout: 258 seconds) | 00:07 | |
*** Degi_ is now known as Degi | 00:07 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Remote host closed the connection) | 00:39 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 00:40 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 01:08 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 01:08 | |
*** sakman <[email protected]> has quit IRC (Quit: Leaving) | 01:09 | |
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 01:20 | |
*** Emantor <[email protected]> has joined #litex | 01:20 | |
*** joshua_ <joshua_!~joshua@2607:fea0:2:8149::> has joined #litex | 01:28 | |
joshua_ | Hi, all. I'm trying to glue a small RISC-V core to an existing design that I have -- my goal is to have a module that has clock and reset pins, a set of SPI controller pins, a set of UART pins, and a few other inputs that I'm hoping to plumb into the core as CSRs (or MMIO registers, or whatever). I was thinking that the way I'd want to do this was to have LiteX generate a SoC for me. | 01:32 |
---|---|---|
joshua_ | (I was particularly interested in the idea that I could get LiteX to generate register docs for me!) | 01:32 |
joshua_ | The situation in https://github.com/enjoy-digital/litex/wiki/Export-Your-Core-SoC-To-Verilog is not fantastic, though :-) Does anyone have any suggestions for how to accomplish what I want? (In exchange, I'll document it on the wiki if I get it working!) | 01:33 |
*** Flea86 <Flea86!~maomao@user/Flea86> has quit IRC (Quit: Leaving) | 02:16 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 03:12 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 03:13 | |
*** Flea86 <Flea86!~maomao@user/Flea86> has joined #litex | 05:02 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 07:22 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 07:23 | |
*** sakman <[email protected]> has joined #litex | 07:33 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 09:27 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 09:27 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 09:40 | |
*** TMM_ <[email protected]> has joined #litex | 09:40 | |
*** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a540-da4f-0-38ef-f828-8e03-a7e2.ipv6dyn.netcologne.de> has joined #litex | 09:59 | |
*** Foxyloxy <Foxyloxy!~foxyloxy@cpc151593-shef16-2-0-cust343.17-1.cable.virginm.net> has quit IRC (Quit: Textual IRC Client: www.textualapp.com) | 12:44 | |
*** Foxyloxy <Foxyloxy!~foxyloxy@cpc151593-shef16-2-0-cust343.17-1.cable.virginm.net> has joined #litex | 12:48 | |
*** lexano <[email protected]> has joined #litex | 13:00 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 15:41 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 15:41 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 17:46 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 17:46 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 18:22 | |
*** TMM_ <[email protected]> has joined #litex | 18:22 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has quit IRC (Quit: Client closed) | 19:50 | |
*** nickoe17 <nickoe17!~nickoe17@2a06:4004:21c3::cf9> has joined #litex | 19:51 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!