| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 01:47 | |
| *** Degi <[email protected]> has joined #litex | 01:49 | |
| MoeIcenowy | _florent_: BTW I tried to tweak when dqs_re to be asserted, and the read leveling result seems better | 02:03 |
|---|---|---|
| MoeIcenowy | well it still doesn't pass read leveling... | 02:06 |
| MoeIcenowy | trying to deal with Python slicing is weird | 02:30 |
| MoeIcenowy | it behavior is so different to Verilog's | 02:30 |
| MoeIcenowy | _florent_: BTW on ECP5 is a high sys_clk needed for DDR to work ? | 02:44 |
| MoeIcenowy | I start to doubt 252MT/s is too slow for DDR3 | 02:45 |
| MoeIcenowy | (but the timing of GW2A is quite bad ... | 02:45 |
| MoeIcenowy | even GW5A isn't something good | 02:45 |
| MoeIcenowy | well the JEDEC minimum is tCK = 3.3ns (300MHz clk) ... | 03:10 |
| MoeIcenowy | thinking about migrating gw2ddrphy to 1:4 instead of 1:2 | 03:42 |
| *** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #litex | 05:36 | |
| _florent_ | MoeIcenowy: On ECP5 most of the targets are using 75MHz with DDR3 (so DDR 300) but it’s working fine at l’Eastwood down to 50MHz. trabucayre started adding 1:4 support so it could be worth exchanging together. | 05:48 |
| MoeIcenowy | _florent_: I did a quick try for 1:4 and then quick fail :-( | 06:25 |
| MoeIcenowy | 300MT/s is also out of JEDEC spec (the JEDEC spec specifies at least 300MHz CK) | 06:26 |
| MoeIcenowy | BTW what's the meaning of "bus errors" of the DRAM controller? | 10:17 |
| MoeIcenowy | what does it mean when the bus error is now 0 but data error still exist? | 10:18 |
| MoeIcenowy | and for the read_latency of phy_settings, is it just used for a hint? | 10:19 |
| MoeIcenowy | BTW I start to doubt that the latency of the read codepath on GW2 is kinda like 9.5 sys_clks | 10:26 |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 10:29 | |
| *** TMM_ <[email protected]> has joined #litex | 10:29 | |
| MoeIcenowy | or 10.5 | 10:30 |
| MoeIcenowy | btw what's the difference between BitSlip currently used by ECP5/GW2 with the one in common? | 11:00 |
| MoeIcenowy | okay the common BitSlip reduces one cycle of delay | 11:04 |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 14:08 | |
| *** TMM_ <[email protected]> has joined #litex | 14:08 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 260 seconds) | 15:04 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #litex | 15:15 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 260 seconds) | 15:55 | |
| *** sakman <[email protected]> has quit IRC (Quit: Leaving) | 16:04 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #litex | 16:12 | |
| *** sakman <[email protected]> has joined #litex | 17:04 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 245 seconds) | 17:14 | |
| josuah | _florent_: you can ignore most pull requests from me if you look at this issue which summarizes everything: https://github.com/litex-hub/zephyr-on-litex-vexriscv/issues/14 | 18:15 |
| _florent_ | @josuah: thanks | 19:46 |
| *** lexano <[email protected]> has joined #litex | 21:40 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!