| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** lexano <[email protected]> has quit IRC (Ping timeout: 250 seconds) | 00:04 | |
| *** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 01:20 | |
| *** Emantor <[email protected]> has joined #litex | 01:20 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 02:04 | |
| *** TMM_ <[email protected]> has joined #litex | 02:04 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 02:39 | |
| *** Degi <[email protected]> has joined #litex | 02:40 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Remote host closed the connection) | 03:03 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 03:04 | |
| sensille | of course the design also works in iverilog, but still not in hardware. i'm out of ideas what to check. tried different power supplies, lowered the clock, tried a different board | 07:17 |
|---|---|---|
| sensille | works in 2 simulators | 07:17 |
| sensille | although i can't exactly simulate it due to regular_comb | 07:18 |
| *** Guest60 <Guest60!~Guest60@2407:c800:3f31:c89:450d:690:a69d:b813> has joined #litex | 11:17 | |
| *** Guest60 <Guest60!~Guest60@2407:c800:3f31:c89:450d:690:a69d:b813> has quit IRC (Quit: Client closed) | 11:31 | |
| *** lexano <[email protected]> has joined #litex | 16:28 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 21:46 | |
| *** TMM_ <[email protected]> has joined #litex | 21:46 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!