| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 02:20 | |
| *** Emantor <[email protected]> has joined #litex | 02:22 | |
| *** Degi_ <[email protected]> has joined #litex | 03:04 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds) | 03:05 | |
| *** Degi_ is now known as Degi | 03:05 | |
| sensille | is there a naming scheme convention, that everything named litexxx is a library? | 06:21 |
|---|---|---|
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:e48b:59c4:a49b:2648> has quit IRC (Ping timeout: 260 seconds) | 07:31 | |
| *** DoubleJ <DoubleJ!~DoubleJ@user/doublej> has quit IRC (Ping timeout: 256 seconds) | 07:35 | |
| *** befedo[m] <befedo[m]!~befedomat@2001:470:69fc:105::2:d06d> has joined #litex | 08:33 | |
| *** DoubleJ <DoubleJ!~DoubleJ@user/doublej> has joined #litex | 10:08 | |
| *** DoubleJ <DoubleJ!~DoubleJ@user/doublej> has quit IRC (Quit: Not all those who wander are lost) | 10:17 | |
| *** DoubleJ <DoubleJ!~DoubleJ@user/doublej> has joined #litex | 10:17 | |
| *** DoubleJ <DoubleJ!~DoubleJ@user/doublej> has quit IRC (Client Quit) | 10:20 | |
| *** DoubleJ <DoubleJ!~DoubleJ@user/doublej> has joined #litex | 10:26 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 11:12 | |
| *** Degi <[email protected]> has joined #litex | 11:15 | |
| jevinskie[m] | <MoeIcenowy> "(part of A-E115FB, but no DDR2..." <- I have their Arria V board and would like to get either full litedram support or at least support using Intel memory controller IP if anybody wants to help :) https://m.aliexpress.us/item/2255801119647489.html | 13:49 |
| *** somlo <[email protected]> has quit IRC (Remote host closed the connection) | 13:55 | |
| *** somlo <[email protected]> has joined #litex | 13:56 | |
| mithro | CFU playground and LiteX get called out in https://hps.vi4io.org/_media/teaching/summer_term_2022/nthpda_report_risc_v_by_ilia_kurin.pdf | 16:19 |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:a45b:6261:a8b0:efab> has joined #litex | 16:25 | |
| jevinskie[m] | Anybody have a spiffy setup for editing a project on one device then rsycing the project to a build server, building, then rsyncing the results back to the editing machine? | 18:18 |
| jevinskie[m] | If not I’ll try hacking one up using RPyC. I hate having to use a separate (arm64) Mac and Linux machine :P | 18:19 |
| tpw_rules | litex one specifically? | 19:36 |
| *** peeps is now known as peepsalot | 20:06 | |
| wild | Hi, does anyone know how BARs are mapped internally with litepcie? Trying to map a BAR to a specific region on the device side. | 22:38 |
| zyp | I think by default you're getting one BAR mapped to the CSR region | 22:39 |
| wild | how is that set? via the mmap code in gen.py? Im trying to map an expansion rom bar to a region i have initialised with an option rom. | 22:41 |
| wild | But havent figured out how BARs get assigned to a memory location on the device side. i.e the CSR region. Okay ill look for the CSR region mapping. | 22:42 |
| wild | interesting, but I think this way of doing things id deprecated? https://github.com/enjoy-digital/litepcie/blob/4d9e07c73d7f24eabe3f3f8fe6a062b25be841cf/bench/kc705.py#L77 | 22:45 |
| wild | you set the pcie wishbone bridge to the base of the csr in the memory mapping. huh. | 22:46 |
| wild | if i have multiple bars with different mapping locations on the device side i will need different bridges? | 22:46 |
| zyp | I suspect you'll have to edit the xmls for the xilinx IP instantiation to add more BARs | 22:58 |
| wild | I already have that covered, in the s7pciephy.py i updated the config for Expansion_ROM_Enabled, Expansion_ROM_Scale, and Expansion_ROM_Size | 23:04 |
| wild | and the host recognizes an exp rom now, but its not enabled and doesnt point to anything on the device. | 23:04 |
| wild | i could have just supplied a config file actually as well. | 23:04 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!