Saturday, 2022-10-22

*** tpb <[email protected]> has joined #litex00:00
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)01:20
*** Emantor <[email protected]> has joined #litex01:20
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds)03:13
*** Degi <[email protected]> has joined #litex03:14
*** Stary <Stary!~Stary@hacksoc/infrastructure> has quit IRC (*.net *.split)05:30
*** mobius <[email protected]> has quit IRC (*.net *.split)05:30
*** jtf <jtf!~jtf@2601:285:8000:87::5c4> has quit IRC (*.net *.split)05:30
*** mobius <[email protected]> has joined #litex05:30
*** jtf <jtf!~jtf@2601:285:8000:87::5c4> has joined #litex05:31
*** Stary <Stary!~Stary@hacksoc/infrastructure> has joined #litex05:31
*** _whitelogger <[email protected]> has quit IRC (*.net *.split)05:53
*** mithro <[email protected]> has quit IRC (*.net *.split)05:53
*** alanvgreen <[email protected]> has quit IRC (*.net *.split)05:53
*** yootis <[email protected]> has quit IRC (*.net *.split)05:53
*** eigenform_ <[email protected]> has quit IRC (*.net *.split)05:53
*** tucanae47 <[email protected]> has quit IRC (*.net *.split)05:53
*** x56_ <x56_!0x56@user/x56> has quit IRC (*.net *.split)05:53
*** _alice <[email protected]> has quit IRC (*.net *.split)05:53
*** LoveMHz <[email protected]> has quit IRC (*.net *.split)05:53
*** Xesxen <Xesxen!~cyber@hackalot/deelnemer/xesxen> has quit IRC (*.net *.split)05:53
*** eigenform <[email protected]> has joined #litex05:54
*** Xesxen <Xesxen!~cyber@hackalot/deelnemer/xesxen> has joined #litex05:54
*** LoveMHz <[email protected]> has joined #litex05:54
*** alanvgreen <[email protected]> has joined #litex05:54
*** _whitelogger <[email protected]> has joined #litex05:54
*** tucanae47 <tucanae47!sid429270@2a03:5180:f:2::6:8cd6> has joined #litex05:54
*** yootis <yootis!sid531364@2a03:5180:f:2::8:1ba4> has joined #litex05:55
*** _alice <_alice!sid544964@2a03:5180:f:3::8:50c4> has joined #litex05:55
*** mithro <[email protected]> has joined #litex05:55
*** x56_ <x56_!0x56@user/x56> has joined #litex05:56
_florent_somlo: The aim of these changes is to allow fixed mapping of the register offsets and one use case are the linux drivers.06:48
_florent_somlo: LiteEth is collecting the CSR differently and this case does not seems to be covered correctly, I'll fix this, sorry for that.06:49
*** shoragan <shoragan!~shoragan@user/shoragan> has quit IRC (Ping timeout: 264 seconds)07:18
*** mtretter <[email protected]> has quit IRC (Ping timeout: 268 seconds)07:19
*** shoragan <shoragan!~shoragan@user/shoragan> has joined #litex07:20
*** mtretter <[email protected]> has joined #litex07:20
_florent_somlo: This is good now (compared the generated mappings with your example)07:26
DerekKozel[m]Thanks for this feature08:11
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:1945:89b2:152:6675> has quit IRC (Remote host closed the connection)09:22
_florent_DerekKozel[m]: This was required for quite some time :) (and isn't finished), next I'll prepare the design we were discussing for you GnuRadio tests.09:23
_florent_you/your09:23
*** _alice is now known as lili09:36
*** hrberg <[email protected]> has quit IRC (Ping timeout: 246 seconds)10:23
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has quit IRC (Ping timeout: 248 seconds)12:42
somlo_florent_: thanks, it looks fine now (getting the same offsets as before)13:24
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has joined #litex16:52
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:100c:dff0:20dc:7075> has joined #litex19:32
_florent_DerekKozel[m]: An example of minimal ComputeEngine for a LitePCIe design: https://github.com/enjoy-digital/acorn_pcie_compute_test/commit/b226ccad7049f71ef4485a256ea78703f82500c720:15
_florent_DerekKozel[m]: And how to pipeline engines: https://github.com/enjoy-digital/acorn_pcie_compute_test/commit/6da15709ff7f93b3f6a19b9a53eb877baec262a720:15
_florent_DerekKozel[m]: With this, you can use litepcie_test play to inject data and litepcie_test record to get back the modified data20:18
_florent_DerekKozel[m]: So you can pipeline different engines on the same DMA20:18
_florent_DerekKozel[m]: but can also have several independant DMAs, each with its own processing pipeline20:19
_florent_DerekKozel[m]: To configure the number of DMAs in the design: you can use the ndmas of add_pcie20:20
_florent_DerekKozel[m]: and you can select the DMA with litepcie_test with -c X20:20
_florent_DerekKozel[m]: In the ComputeEngine, the sink/source endpoint are LiteX streams which are very similar to AXI stream20:21
_florent_https://github.com/enjoy-digital/litex/wiki/Streams20:22
_florent_Derivating from stream.PipelinedActor avoid having to handle the control signals manually (valid/ready), you can just focus on the data processing.20:24
DerekKozel[m]Excellent20:35
DerekKozel[m]The Pipeline class/concept I had missed before, that is ideal and so simple. I'll get that running and building dynamically. 20:37
DerekKozel[m]Thank you20:37
DerekKozel[m]I can easily stay busy for a week or two with this example. Registers and Verilog will be the two most useful things after that. 20:39
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has quit IRC (Ping timeout: 276 seconds)21:07
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has joined #litex21:22

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!