| *** tpb <[email protected]> has joined #litex | 00:00 | |
| jevinskie[m] | Oh my… antmicro added dynamic scheduling to verilator so stuff like #delay works. I wonder if it can run the micron ddr3 model or macronix SPI model (a big part of why I wanted to support iverilog/Questa) :3 let’s see! | 02:00 |
|---|---|---|
| jevinskie[m] | https://antmicro.com/blog/2021/05/dynamic-scheduling-in-verilator/ | 02:01 |
| tpb | Title: Antmicro · Dynamic scheduling in Verilator - milestone towards open source UVM (at antmicro.com) | 02:01 |
| jevinskie[m] | And the latest version uses C++20 coroutines. Be still my heart :’) https://github.com/verilator/verilator/commit/db0e4eb82f3d9a78c5a8fba86bedcdfd9f610cd2 | 02:02 |
| *** Degi_ <[email protected]> has joined #litex | 02:14 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 02:14 | |
| *** Degi_ is now known as Degi | 02:14 | |
| jevinskie[m] | Darn, the ddr3 model still needs more massaging before it will work with antimicros verilator fork | 03:28 |
| trabucayre | somlo: for ecpix5 https://github.com/enjoy-digital/litex/pull/1352 may fix issue | 05:12 |
| *** FabM <FabM!~FabM@2a03:d604:103:600:e7e:1cc0:f8a2:3ed8> has joined #litex | 06:27 | |
| _florent_ | jevinskie[m]: antmicro did some simulation with micron ddr3 model and verilator, this hasn't been merged but can still be useful: https://github.com/enjoy-digital/litedram/pull/196 | 08:06 |
| *** remy_ <[email protected]> has joined #litex | 08:17 | |
| remy_ | COUCOU PETIT CPU | 08:19 |
| remy_ | Hi, first of all I would like tot thank you about all the work putted into this wonderful project. But I'm somehow stuck for a month now with a problem of code execution. I built my own riscv toolchain with the Linux-with-Litex with the VexRiscV as a target of my C++ code. As I need to use libraries/peripherals from Linux, I built the linux version of the Toolchain and tried a simple "Hello World" using iostream library. But I get a weird | 08:19 |
| remy_ | output error saying that it has an "unhandled signal 7 code 0x1 at 0x95bca894 in ld-linux-riscv32-ilp32.so.1". Did you ever had this error ? Do you konw if there is any way to solve it ? Thank you | 08:19 |
| *** josuah <[email protected]> has quit IRC (Quit: WeeChat 3.4.1) | 10:03 | |
| *** josuah <[email protected]> has joined #litex | 10:03 | |
| *** remy_ <[email protected]> has left #litex (Leaving) | 11:53 | |
| *** MoeIcenowy <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 12:47 | |
| *** MoeIcenowy <[email protected]> has joined #litex | 12:47 | |
| somlo | trabucayre: thanks, PR 1352 did indeed fix the issue | 14:44 |
| trabucayre | :-) | 14:49 |
| mithro | https://www.bsg.ai/papers/theses/yuanmao_thesis_2022.pdf | 16:57 |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 17:41 | |
| jevinskie[m] | _florent_: thanks! Beautiful, it’s like they read my mind :P I wonder if the antmicro folks ever sleep? https://github.com/antmicro/litedram/tree/5d8199a0dab3f249e9f3f854b0f7f383ab18b2a8/thirdparty/patches/micron | 20:00 |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 20:05 | |
| *** TMM_ <[email protected]> has joined #litex | 20:05 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!