*** tpb <[email protected]> has joined #litex | 00:00 | |
*** indy <[email protected]> has joined #litex | 00:04 | |
cr1901 | pepijndevos[m]: This might be a silly q, and I'm sorry if it is, but... what's the context of needing a phase shift here: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/trenz_tec0117.py#L100 | 01:00 |
---|---|---|
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 01:20 | |
*** Emantor <[email protected]> has joined #litex | 01:20 | |
*** Degi_ <[email protected]> has joined #litex | 02:19 | |
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds) | 02:20 | |
*** Degi_ is now known as Degi | 02:20 | |
jevinskie[m] | OK, halfway done with the icarus verilog support. Now I need to add the VPI<>Verilator shim magic, which I can at least reuse for questa as well. https://github.com/enjoy-digital/litex/compare/5240bf04bec27aca293699c053b8e1c070a1d238...jevinskie:litex:jev/usbstream-usbbone/main | 03:43 |
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 04:43 | |
*** Emantor <[email protected]> has joined #litex | 04:46 | |
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 276 seconds) | 05:23 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 05:28 | |
pepijndevos[m] | <cr1901> "pepijndevos: This might be a..." <- I uh have no idea | 05:28 |
cr1901 | pepijndevos[m]: Your name is at the top of the file, so I thought you might know :P | 05:30 |
cr1901 | Oh, oops... blame says _florent_ added that line | 05:30 |
cr1901 | My mistake | 05:30 |
pepijndevos[m] | Yea i started it but didn't do the pll part | 05:42 |
*** rowang077[m] <rowang077[m]!~rowang077@2001:470:69fc:105::1:ca9f> has quit IRC (Quit: You have been kicked for being idle) | 09:00 | |
*** minute <[email protected]> has quit IRC (Quit: WeeChat 2.8) | 09:36 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Read error: Connection reset by peer) | 09:56 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 09:57 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 11:15 | |
*** TMM_ <[email protected]> has joined #litex | 11:15 | |
jevinskie[m] | Ok, finally figured out baby’s first VPI module. Strangely I couldn’t find a “hello world” vpi example that just dumps a signal when it changes. https://github.com/jevinskie/litex-alternative-sims/blob/main/serial2tcp_bare/serial2tcp.c | 18:36 |
*** shenki <[email protected]> has quit IRC (Ping timeout: 248 seconds) | 18:40 | |
*** acathla <[email protected]> has quit IRC (Ping timeout: 246 seconds) | 19:53 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!