Thursday, 2022-02-24

*** tpb <[email protected]> has joined #litex00:00
*** indy <[email protected]> has quit IRC (Ping timeout: 256 seconds)02:02
*** indy <[email protected]> has joined #litex02:14
*** bl0x_ <bl0x_!~bastii@p200300d7a7135300c1a0c4e51404f174.dip0.t-ipconnect.de> has quit IRC (Ping timeout: 250 seconds)02:30
*** bl0x_ <bl0x_!~bastii@p200300d7a7126f00d9f48222615af4db.dip0.t-ipconnect.de> has joined #litex02:32
*** indy <[email protected]> has quit IRC (Quit: ZNC 1.8.2 - https://znc.in)03:14
*** Degi_ <[email protected]> has joined #litex03:24
*** Degi <[email protected]> has quit IRC (Ping timeout: 256 seconds)03:25
*** Degi_ is now known as Degi03:25
*** indy <[email protected]> has joined #litex04:20
*** somlo <[email protected]> has quit IRC (Remote host closed the connection)05:05
*** somlo <[email protected]> has joined #litex05:05
tnt_florent_: So I did manage to get the core up (same bitstream), see updates in the notes : https://gist.github.com/smunaut/933c674bce9301fee8fa85f224670705#update-feb-2307:12
tntThere was several issues I had to work around. The first and second issues are from BIOS and Linux respectively. But the third one, I'd suspect is from the core getting locked up somehow.07:13
*** FabM <FabM!~FabM@armadeus/team/FabM> has joined #litex07:30
_florent_tnt: Good, I'll have a closer look. BTW would it be OK for you to put these notes in a LitePCIe Github issue? I think this could be useful to keep a trace of the issuses and future reference.09:28
tnt_florent_: Sure, I'll open an issue09:30
_florent_tnt: great, thanks!09:38
tntI also saw in another issue the link status register should be viable using litex bridge so I want to take a look at that too.09:39
tntBut first I really need to put some fan control, this thing is unbearable.09:40
tntDoes litex have a auto fan pwm control from XADC sensors by any chance ? :D09:40
_florent_tnt: regarding link_status, I added this to debug specific systems on 7-series, not sure the register is present on Ultrascale (if not, we should :))09:41
_florent_tnt: It's just a link up/down status :(: https://github.com/enjoy-digital/litepcie/blob/master/litepcie/phy/uspciephy.py#L3009:42
_florent_tnt: but it should be easy to make it similar to 7-series since ltssm state is also an output of the PHY: https://github.com/enjoy-digital/litepcie/blob/master/litepcie/phy/uspciephy.py#L31009:43
_florent_tnt: would you like to add this or do you want me to add it?09:44
_florent_tnt: otherwise for the FAN control, we have the PWM core, the XADC core, but you'll have to connect them :)09:45
_florent_tnt: and regulation loops are always a bit specific to the hardware09:45
tntI'll have a look at adding the LTSSM status. Probably good I get more familiar with the internals anyway.09:46
tntI'll just add both and just setting it from the shell will be good enough for now. ATM I run it 30min with the fan disconnected then plug it for 5min so it can't be much worse :p09:47
_florent_cr1901: regarding the HyperRAM, as tnt said, the improvements directly come from avoiding the initial latency for each access09:47
_florent_cr1901: for write, we generate the ack early, letting the CPU generate another access and if a consecutive access if present at the end of the word transfer on the HyperRAM, we continue the burst09:48
_florent_cr1901: for read, the always read at least one additional burst and if the CPU generate another consecutive access, we just present it and read an additional word, etc...09:49
_florent_cr1901: the clock is not even stopped since the CPU can be run very fast on Titanium, but this could be useful for slower FPGAs09:49
_florent_tnt: First thing I generally do on FPGA dev boards is also disconnecting the fan :)09:58
tntAt least the 4x / 8x behavior is consistent with the previous tests on the old platform. 8x enumerates and reads the ID fine, but dma_test hangs.09:58
tnt_florent_: heh yeah, but it does get quite toasty, despite having almost nothing in the FPGA ATM.  I'll look into a better fan than the "blower style" thing they put on there by default.09:59
_florent_tnt: ok that's already better yes09:59
_florent_tnt: Fans situation on FPGA dev boards is similar to what we had 20 years ago on computers, maybe at some points vendors will realize FPGA boards are generally on developers' desks and then should do something... 10:01
*** Melkhior_ <Melkhior_!~Melkhior@2a01:e0a:1b7:12a0:225:90ff:fefb:e717> has quit IRC (Quit: Leaving)15:19
*** Melkhior <Melkhior!~Melkhior@2a01:e0a:1b7:12a0:225:90ff:fefb:e717> has joined #litex15:19
*** bluecmd <bluecmd!~bluecmd@2001:470:69fc:105::1d44> has quit IRC (Quit: You have been kicked for being idle)16:00
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection)17:14
*** ejcspii <ejcspii!~ejcspii@2a02:ab88:7505:d980:89de:956d:157a:c5b> has joined #litex19:02
amstanI find it super weird that the chips i worked with (cycloneV, aria10) don't include temp sensors either.19:20
*** ejcspii <ejcspii!~ejcspii@2a02:ab88:7505:d980:89de:956d:157a:c5b> has quit IRC (Quit: Client closed)19:50
*** ejcspii <ejcspii!~ejcspii@2a02:ab88:7505:d980:89de:956d:157a:c5b> has joined #litex19:58
*** ejcspii <ejcspii!~ejcspii@2a02:ab88:7505:d980:89de:956d:157a:c5b> has quit IRC (Quit: Client closed)20:34
*** tedh <[email protected]> has joined #litex23:36

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!