| *** tpb <[email protected]> has joined #litex | 00:00 | |
| jevinskie[m] | _florent_: I seem to have found an issue (or misunderstanding) in the Verilog generation. https://gist.github.com/jevinskie/a896250dab9467d66ad9df0683dbddd0#file-deca_leds-py-L64-L71 | 00:34 |
|---|---|---|
| jevinskie[m] | If I use `request_all`, only user_led7 is wired up right: https://gist.github.com/jevinskie/a896250dab9467d66ad9df0683dbddd0#file-opt-request_all-v-L1502 | 00:34 |
| jevinskie[m] | If I use `request` in a loop, I get all wires hooked up as expected: https://gist.github.com/jevinskie/a896250dab9467d66ad9df0683dbddd0#file-opt_request_loop-v-L1471-L1478 | 00:35 |
| jevinskie[m] | Here is the yosys script to optimize the slice builders out and see what the direct wirings are. https://gist.github.com/jevinskie/a896250dab9467d66ad9df0683dbddd0#file-opt-tcl | 00:37 |
| *** shoragan <shoragan!~shoragan@user/shoragan> has quit IRC (Ping timeout: 250 seconds) | 01:40 | |
| *** shoragan <shoragan!~shoragan@user/shoragan> has joined #litex | 01:41 | |
| *** bl0x_ <bl0x_!~bastii@p200300d7a71bd900eb01345ef766b295.dip0.t-ipconnect.de> has quit IRC (Ping timeout: 240 seconds) | 02:47 | |
| *** bl0x_ <bl0x_!~bastii@p200300d7a7146d00c0550acf2382cdb5.dip0.t-ipconnect.de> has joined #litex | 02:50 | |
| *** Degi_ <[email protected]> has joined #litex | 03:53 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 260 seconds) | 03:54 | |
| *** Degi_ is now known as Degi | 03:54 | |
| _florent_ | ilia__s: thanks, happy to have you prepare the link test yes. | 06:28 |
| _florent_ | ilia__s: on the Acorn, https://github.com/enjoy-digital/liteiclink/blob/master/bench/serdes/sqrl_acorn.py can probably be used | 06:28 |
| _florent_ | ilia__s: with just the right transceiver. | 06:29 |
| _florent_ | ilia__s: on the ECP5, this can be adapted from https://github.com/enjoy-digital/liteiclink/blob/master/bench/serdes/versa_ecp5.py | 06:30 |
| _florent_ | ilia__s: then run https://github.com/enjoy-digital/liteiclink/blob/master/bench/serdes/test_prbs.py on both | 06:30 |
| _florent_ | ilia__s: if you have a SFP loopback module or another board with SFP, I would also be interested that you had a look at testing this on the SFP connector. Last time I tried I had prbs errors when testing a loopback and would be interested to know if you reproduce this. | 06:32 |
| _florent_ | ilia__s: once we have the SFP loopback working, we'll also be able to test 1Gbps Ethernet on the Acorn with https://github.com/enjoy-digital/liteeth/blob/master/liteeth/phy/a7_1000basex.py | 06:33 |
| _florent_ | jevinskie[m]: I'll have a look. platform.request_all is used on targets for similar purpose, so there is probably something different in your code. | 06:37 |
| *** FabM <[email protected]> has joined #litex | 07:39 | |
| ilia__s | _florent_: ok, will do it | 08:59 |
| _florent_ | ilia__s: thanks! | 11:06 |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 16:20 | |
| *** Martoni <Martoni!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex | 18:56 | |
| *** Martoni <Martoni!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 240 seconds) | 19:03 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!