| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi_ <[email protected]> has joined #litex | 00:35 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 00:36 | |
| *** Degi_ is now known as Degi | 00:36 | |
| *** alainlou <[email protected]> has quit IRC (Ping timeout: 246 seconds) | 03:07 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 05:10 | |
| *** TMM_ <[email protected]> has joined #litex | 05:10 | |
| *** Coldberg <[email protected]> has quit IRC (Ping timeout: 252 seconds) | 05:23 | |
| *** Abhishek_ <[email protected]> has joined #litex | 07:22 | |
| *** Coldberg <[email protected]> has joined #litex | 09:54 | |
| *** Abhishek_ <[email protected]> has quit IRC (Quit: Connection closed for inactivity) | 10:47 | |
| david-sawatzke[m | alainlou: FYI, I've found an example for storing the bios in the external spi flash: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/muselab_icesugar.py | 11:04 |
|---|---|---|
| *** futarisIRCcloud <[email protected]> has quit IRC (Quit: Connection closed for inactivity) | 11:15 | |
| *** alainlou <[email protected]> has joined #litex | 14:53 | |
| Melkhior | The awesome power of Litex: https://www.reddit.com/r/vintagecomputing/comments/p98pl1/sparcstation_20_with_fpgabased_256_mib_ddr3_ram/ | 14:53 |
| _florent_ | mithro: Scalenode seems interesting, I also bought some hardware some time ago to build to create a local regression bench but haven't set it up yet | 16:16 |
| _florent_ | Melkhior: Nice, thanks for sharing | 16:17 |
| Melkhior | _florent_: thanks for Litex :-) | 16:20 |
| Melkhior | BTW for the cheap DECA board, there's a controller now: https://www.eevblog.com/forum/fpga/brianhg_ddr3_controller-open-source-ddr3-controller/ | 16:21 |
| tpb | Title: BrianHG_DDR3_CONTROLLER open source DDR3 controller. - Page 1 (at www.eevblog.com) | 16:21 |
| Melkhior | version 1.0 should land soon | 16:22 |
| alainlou | thanks david-sawatzke[m! I'll need to have a look! | 16:47 |
| alainlou | happy sunday everyone! sorry to disturb but I'm kinda stuck on a problem and would appreciate any help! https://github.com/litex-hub/litex-boards/issues/253#issuecomment-903301915 | 17:38 |
| Melkhior | alainlou: looks like a speed mismatch, but I guess you already double-checked the settings on lxterm ? (as you've clearly checked on the UART size!) | 17:47 |
| Melkhior | you might want to try minicom just to be sure | 17:48 |
| Melkhior | s/size/side/ | 17:48 |
| alainlou | hey Melkhior, thanks for the tip - yea unfortunately I get the same problem :( | 18:57 |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 20:37 | |
| *** TMM_ <[email protected]> has joined #litex | 20:37 | |
| jevinskie[m] | What’s the name for the ddr3l mode where everything is done single data rate? | 21:08 |
| tnt | slow ? | 21:41 |
| Wolf0 | _florent_: nice! thanks! | 22:39 |
| Wolf0 | I've tried it on four FPGAs so far, three boards (one board is dual-FPGA) | 22:39 |
| Wolf0 | Only one of them takes 1200Mhz on the HBM2. :3 | 22:39 |
| Wolf0 | https://twitter.com/Wolf9466/status/1426935192997048321 | 22:40 |
| jevinskie[m] | tnt: yeah but also perhaps simpler and lower latency :) | 23:59 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!