*** tpb <[email protected]> has joined #litex | 00:00 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Quit: reboot required) | 00:13 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 00:15 | |
*** Degi_ <[email protected]> has joined #litex | 00:51 | |
*** Degi <[email protected]> has quit IRC (Ping timeout: 276 seconds) | 00:53 | |
*** Degi_ is now known as Degi | 00:53 | |
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 01:20 | |
*** Emantor <[email protected]> has joined #litex | 01:20 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 03:08 | |
*** TMM_ <[email protected]> has joined #litex | 03:09 | |
promach[m] | _florent_: I tried to grep for `PSCLK` and `psclk` , no result though. Are you using dynamic phase shift for litedram at all ? | 03:19 |
---|---|---|
promach[m] | and https://github.com/enjoy-digital/litedram/blob/master/litedram/phy/s6ddrphy.py does not seem to contain any instance of DCM module though | 03:24 |
promach[m] | for context, see https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/spartan6_hdl.pdf#page=83 | 03:33 |
*** ewen <[email protected]> has joined #litex | 05:51 | |
*** C-Man <[email protected]> has quit IRC (Ping timeout: 268 seconds) | 06:34 | |
*** ewen <[email protected]> has quit IRC (Ping timeout: 248 seconds) | 07:25 | |
*** ewen <[email protected]> has joined #litex | 07:46 | |
_florent_ | Wolf0: I would be happy to test your HBM memoru sandbox design on the FK33 (but at the end of the month) | 09:45 |
_florent_ | promach[m]: The clocking is not done directly in the PHY, it's done in the target, ex: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/saanlima_pipistrello.py#L69-L104 | 09:47 |
OmkarBhilare[m] | Hi _florent_ , | 09:57 |
OmkarBhilare[m] | Just wanted to ask one question, I had produced a litex core with serv+litedram+wishbone port with the reference link you had given earlier. | 09:57 |
OmkarBhilare[m] | In my case serv was initializing the sdram core after that I was trying to read sdram using wishbone, but it seems not working. I had tried different things. | 09:57 |
OmkarBhilare[m] | I had set wb_cti to 3'b000 and wb_bte to 2'b00 and also wb_sel to 3'b111. | 09:59 |
OmkarBhilare[m] | it was 32 bit address, data port. Everything until now I had done seems, right. | 09:59 |
OmkarBhilare[m] | am I missing something in this case? | 09:59 |
OmkarBhilare[m] | * I had set wb_cti to 3'b000 and wb_bte to 2'b00 and also wb_sel to 4'b1111. | 09:59 |
OmkarBhilare[m] | it was 32 bit address, data port. Everything until now I had done seems, right. | 09:59 |
OmkarBhilare[m] | am I missing something in this case? | 09:59 |
*** somlo <[email protected]> has quit IRC (Ping timeout: 248 seconds) | 10:01 | |
*** somlo <[email protected]> has joined #litex | 10:04 | |
_florent_ | OmkarBhilare[m]: sorry I would need to have a closer look. It would probably be useful to do a simulation (with modified litex_sim or directly with Verilator) to understand what is miss-behaving, I would then be able to provide more specific help. | 10:12 |
*** ewen <[email protected]> has quit IRC (Quit: leaving) | 10:18 | |
promach[m] | _florent_: how do I generate the corresponding *pll_tuneable.v* from https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/saanlima_pipistrello.py#L69-L104 because I am facing issue using dynamic phase shift ? | 10:24 |
* promach[m] posted a file: pll_tuneable.v (6KiB) < https://libera.ems.host/_matrix/media/r0/download/matrix.org/gfGywdXwigTfPcWULvgAvrCi > | 10:24 | |
*** C-Man <[email protected]> has joined #litex | 10:39 | |
*** somlo <[email protected]> has quit IRC (Ping timeout: 248 seconds) | 10:45 | |
*** somlo <[email protected]> has joined #litex | 10:49 | |
*** C-Man <[email protected]> has quit IRC (Ping timeout: 248 seconds) | 11:13 | |
promach[m] | _florent_: by the way, why are you using so many `CLKOUT`s , up to `CLKOUT5` ? | 11:22 |
*** C-Man <[email protected]> has joined #litex | 14:18 | |
*** C-Man <[email protected]> has quit IRC (Remote host closed the connection) | 14:35 | |
*** C-Man <[email protected]> has joined #litex | 14:35 | |
*** C-Man <[email protected]> has quit IRC (Read error: Connection reset by peer) | 15:01 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 15:43 | |
*** TMM_ <[email protected]> has joined #litex | 15:43 | |
*** acathla <[email protected]> has quit IRC (Ping timeout: 276 seconds) | 15:59 | |
*** acathla <[email protected]> has joined #litex | 16:53 | |
*** esden <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 18:54 | |
*** mithro <[email protected]> has quit IRC (Read error: Connection reset by peer) | 18:55 | |
*** futarisIRCcloud <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 18:57 | |
*** sorear <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 18:57 | |
*** mithro <[email protected]> has joined #litex | 18:58 | |
*** gatecat <[email protected]> has quit IRC (Ping timeout: 258 seconds) | 18:58 | |
*** sorear <[email protected]> has joined #litex | 19:00 | |
*** futarisIRCcloud <[email protected]> has joined #litex | 19:00 | |
*** gatecat <[email protected]> has joined #litex | 19:01 | |
*** esden <[email protected]> has joined #litex | 19:06 | |
*** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has quit IRC (Ping timeout: 250 seconds) | 21:50 | |
*** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has joined #litex | 22:03 | |
*** cr19011 <cr19011!~William@2601:8d:8600:911:456:81f2:40b3:f921> has joined #litex | 22:50 | |
*** cr1901 <cr1901!~William@2601:8d:8600:911:3476:eb54:4a0f:7491> has quit IRC (Killed (NickServ (GHOST command used by cr19011!~William@2601:8d:8600:911:456:81f2:40b3:f921))) | 22:51 | |
*** cr19011 is now known as cr1901 | 22:51 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!