Thursday, 2022-04-14

*** tpb <[email protected]> has joined #f4pga00:00
*** ktera <[email protected]> has joined #f4pga01:15
*** ktera <[email protected]> has quit IRC (Ping timeout: 256 seconds)02:28
*** hansfbaier <[email protected]> has quit IRC (Ping timeout: 272 seconds)02:55
*** hansfbaier <[email protected]> has joined #f4pga02:57
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has quit IRC (Ping timeout: 248 seconds)03:02
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has joined #f4pga03:03
*** hansfbaier <[email protected]> has quit IRC (Ping timeout: 246 seconds)03:08
*** hansfbaier <[email protected]> has joined #f4pga03:10
hansfbaierq03:32
*** hansfbaier <[email protected]> has quit IRC (Quit: WeeChat 2.8)03:32
*** rektide <[email protected]> has quit IRC (Quit: Lost terminal)04:46
*** rektide <[email protected]> has joined #f4pga04:46
*** marzoul <[email protected]> has joined #f4pga06:15
*** ZipCPU_ <[email protected]> has joined #f4pga07:47
*** ZipCPU <ZipCPU!~ZipCPU@2601:5cd:c280:96b0:1ac0:4dff:fe02:d4f0> has quit IRC (Ping timeout: 248 seconds)07:48
*** ZipCPU_ is now known as ZipCPU07:48
F4PGASlackBridge<acomodi> @mahnoor I have read through the draft and I think it is headed towards the right direction, I'll add some further comments on the doc, but I believe you may proceed and upload the draft directly on GSoC08:14
*** adjtm <[email protected]> has quit IRC (Read error: Connection reset by peer)08:14
*** adjtm_ <[email protected]> has joined #f4pga08:14
F4PGASlackBridge<tmichalak> Hi @gmakkena, I saw you finished the PR in f4pga-database-visualizer. Great. We will open more smaller issues so that you can take a look and maybe start working on those. In the meantime, since the deadline for submitting project proposals is April 19th, maybe you could prepare a draft of your proposal and submit it via the GSoC webpage? You will be able to change it afterwards, but it's required to submit08:16
F4PGASlackBridgesomething to have a chance of being accepted.08:16
*** rvalles_ <rvalles_!~rvalles@user/rvalles> has joined #f4pga08:21
*** rvalles <rvalles!~rvalles@user/rvalles> has quit IRC (Ping timeout: 256 seconds)08:22
*** lopsided98_ <[email protected]> has quit IRC (Ping timeout: 246 seconds)08:34
F4PGASlackBridge<gmakkena> Hi Tomasz. I will submit the proposal for this in the GSOC page before deadline. If I have any questions, I shall ping in the channel. Thank you for the opportunity to work in the PR.08:58
F4PGASlackBridge<tmichalak> Sure, ping on the channel or on GH08:58
*** SiddhRamanPant[m <SiddhRamanPant[m!~siddhpant@2001:470:69fc:105::1:d8cb> has quit IRC (Quit: You have been kicked for being idle)09:00
F4PGASlackBridge<gmakkena> I work at a University and I am encouraging few of my best students to submit proposals on GSOC (chips alliance). We are planning to work on Project 2 (DSP hard block integration in F4PGA). Do you have any tasks regarding that project so that I shall ask my students to start on it? I have exposure to Verilog HDL as well.09:03
*** ktera <[email protected]> has joined #f4pga09:27
*** nik <[email protected]> has joined #f4pga10:06
*** nik <[email protected]> has quit IRC (Ping timeout: 256 seconds)10:15
F4PGASlackBridge<tmichalak> Oh, that is great to hear. Let me check with @mkurc who is author of this idea10:37
*** lopsided98 <lopsided98!~quassel@2601:18c:8380:79f0:ba27:ebff:fe5e:6b6e> has joined #f4pga10:53
*** lopsided98 <lopsided98!~quassel@2601:18c:8380:79f0:ba27:ebff:fe5e:6b6e> has quit IRC (Quit: No Ping reply in 180 seconds.)10:58
*** lopsided98 <[email protected]> has joined #f4pga11:00
*** ktera <[email protected]> has quit IRC (Ping timeout: 256 seconds)11:28
*** ktera <[email protected]> has joined #f4pga13:44
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga14:22
*** ktera <[email protected]> has quit IRC (Quit: Connection closed)15:26
*** adjtm_ <[email protected]> has quit IRC (*.net *.split)17:33
*** marzoul <[email protected]> has quit IRC (*.net *.split)17:33
*** adjtm_ <[email protected]> has joined #f4pga17:37
*** marzoul <[email protected]> has joined #f4pga17:37
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Ping timeout: 240 seconds)18:05
*** kev009 <[email protected]> has quit IRC (Ping timeout: 260 seconds)19:19
*** kev009 <[email protected]> has joined #f4pga19:20
*** SciDia <[email protected]> has joined #f4pga19:26
*** SciDia <[email protected]> has quit IRC (Client Quit)19:28
F4PGASlackBridge<me1> @hansfbaier You click the little red x / green tick in the bar above the directory listing22:30
F4PGASlackBridge<me1> It says something like "3,570 commits"22:31
F4PGASlackBridge<me1> The ticks are easier to see if you go to this page -> https://github.com/f4pga/prjxray/commits/master22:31
F4PGASlackBridge<talhaahmedashraf> Hello, I'm writing to share my interest about F4PGA toolchain integration in mainline Edalize. This project is mentioned on the GSoC ideas 2022 webpage. Actually, I was looking for a suitable organization and project to apply for this summer. I am a little late in finding this project, but I will surely meet the proposal submission due of April 19th. I'm excited to learn more about the idea and discuss it23:51
F4PGASlackBridgewith you.  Currently I am studying Software Engineering also working as a Research Intern in Micro-Electronics Research Lab.  Currently, I am working on: 1) RISCV based SoC Generator which leads to the generation of bitstream by using (Symbiflow) F4PGA. 2) Designing real-world Tensor Flow Lite models and running on to the RISCV based processors.  LinkedIn Github23:51

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!